

Microcomputer Components

16-Bit CMOS Single-Chip Microcontroller

C167

SIEMENS

C16x-Family of High-Performance CMOS 16-Bit Microcontrollers

C167

Preliminary C167 16-Bit Microcontroller

- High Performance 16-bit CPU with 4-Stage Pipeline
- 100 ns Instruction Cycle Time at 20-MHz CPU Clock
- 500 ns Multiplication (16 × 16 bits), 1 μs Division (32 / 16 bit)
- Enhanced Boolean Bit Manipulation Facilities
- Additional Instructions to Support HLL and Operating Systems
- Register-Based Design with Multiple Variable Register Banks
- Single-Cycle Context Switching Support
- Up to 16 MBytes Linear Address Space for Code and Data
- 2 KBytes On-Chip RAM
- 8 KBytes On-Chip ROM
- Programmable External Bus Characteristics for Different Address Ranges
- 8-Bit or 16-Bit External Data Bus
- Multiplexed or Demultiplexed External Address/Data Buses
- Five Programmable Chip-Select Signals
- Hold- and Hold-Acknowledge Bus Arbitration Support
- 1024 Bytes On-Chip Special Function Register Area
- Idle and Power Down Modes
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC)
- 16-Priority-Level Interrupt System with 56 Sources, Sample-Rate down to 50 ns
- 16-Channel 10-bit A/D Converter with 9.7 μs Conversion Time
- Two 16-Channel Capture/Compare Units
- 4-Channel PWM Unit (up to 78 kHz)
- Two Multi-Functional General Purpose Timer Units with 5 Timers
- Two Serial Channels (Synchronous/Asynchronous and High-Speed-Synchronous)
- Programmable Watchdog Timer
- Up to 111 General Purpose I/O Lines
- Supported by a Wealth of Development Tools like C-Compilers, Macro-Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers, Simulators, Logic Analyzer Disassemblers, Programming Boards
- On-Chip Bootstrap Loader
- 144-Pin MQFP Package (EIAJ)



Introduction

The C167 is a new derivative of the Siemens SAB 80C166 family of full featured single-chip CMOS microcontrollers. It combines high CPU performance (up to 10 million instructions per second) with high peripheral functionality and enhanced IO-capabilities.




Figure 1: Logic Symbol

Ordering Information

Туре	Ordering Code	Package	Function
SAB-C167-LM	Q67120-C836	P-MQFP-144-1	16-bit microcontroller with 2 KByte RAM Temperature range 0 to +70 °C
SAF-C167-LM	Q67120-C910	P-MQFP-144-1	16-bit microcontroller with 2 KByte RAM Temperature range -40 to +85 °C




Figure 2: Pin Configuration (top view)



Pin Definitions and Functions

Symbol	Pin Number	Input (I) Output (O)	Function
P6.0 – P6.7	1 - 8	I/O	Port 6 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 6 outputs can be configured as push/pull or open drain drivers. The following Port 6 pins also serve for alternate functions:
	1	0	P6.0 CSO Chip Select 0 Output
	5 6 7 8	 O I O O	P6.4 CS4 Chip Select 4 Output P6.5 HOLD External Master Hold Request Input P6.6 HLDA Hold Acknowledge Output P6.7 BREQ Bus Request Output
P8.0 – P8.7	9 - 16 9	I/O	Port 8 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 8 outputs can be configured as push/pull or open drain drivers. The following Port 8 pins also serve for alternate functions: P8.0 CC16IO CAPCOM2: CC16 CapIn/Comp.Out
	 16	 /O	P8.7 CC23IO CAPCOM2: CC23 CapIn/Comp.Out
P7.0 – P7.7	19 - 26	I/O O	Port 7 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 7 outputs can be configured as push/pull or open drain drivers. The following Port 7 pins also serve for alternate functions: P7.0 POUTO PWM Channel 0 Output
	 22 23	 O I/O	P7.3 POUT3 PWM Channel 3 Output P7.4 CC28IO CAPCOM2: CC28 CapIn/Comp.Out
	 26	 I/O	P7.7 CC31IO CAPCOM2: CC31 CapIn/Comp.Out



Symbol	Pin Number	Input (I) Output (O)	Function		
P5.0 –	27 – 36	1	Port 5 is	s a 16-bit	input-only port with Schmitt-Trigger
P5.15	39 – 44	li	1		pins of Port 5 also serve as the (up to 16)
				•	els for the A/D converter, where P5.x
			_	•	input channel x), or they serve as timer
	39	1	P5.10	T6EUD	GPT2 Timer T6 Ext.Up/Down Ctrl.Input
	40	1	P5.11	T5EUD	GPT2 Timer T5 Ext.Up/Down Ctrl.Input
	41	1	P5.12	T6IN	GPT2 Timer T6 Count Input
	42	1	P5.13	T5IN	GPT2 Timer T5 Count Input
	43	1	P5.14	T4EUD	GPT1 Timer T4 Ext.Up/Down Ctrl.Input
	44	1	P5.15	T2EUD	GPT1 Timer T2 Ext.Up/Down Ctrl.Input
P2.0 –	47 – 54	I/O	Port 2 is	s a 16-bit	bidirectional I/O port. It is bit-wise
P2.15	57 - 64		programm	nable for inp	out or output via direction bits. For a pin
			configured	d as input	t, the output driver is put into high-
					rt 2 outputs can be configured as push/
				en drain driv	
				•	oins also serve for alternate functions:
	47	I/O	P2.0	CC0IO	CAPCOM: CC0 CapIn/Comp.Out
	54	I/O	P2.7	CC7IO	CAPCOM: CC7 CapIn/Comp.Out
	57	I/O	P2.8	CC8IO	CAPCOM: CC8 CapIn/Comp.Out,
				EX0IN	Fast External Interrupt 0 Input
	64	 /O	P2.15	 CC15IO	CAPCOM: CC15 CapIn/Comp.Out,
	04	1/0	F Z. 13	EX7IN	Fast External Interrupt 7 Input
				T7IN	CAPCOM2 Timer T7 Count Input
		1		1 / 11 %	OAI COME TIME! IT Count input



Symbol	Pin Number	Input (I) Output (O)	Function		
P3.0 – P3.13,	65 – 70, 73 – 80,	I/O I/O		•	.14 is missing) bidirectional I/O port. It is ble for input or output via direction bits.
P3.15	81	I/O		•	as input, the output driver is put into high-
1 0.10		""		•	rt 3 outputs can be configured as push/
				en drain driv	
					pins also serve for alternate functions:
	65	1	P3.0	TOIN	CAPCOM Timer T0 Count Input
	66	O	P3.1	T6OUT	GPT2 Timer T6 Toggle Latch Output
	67		P3.2	CAPIN	GPT2 Register CAPREL Capture Input
	68	O	P3.3	T3OUT	GPT1 Timer T3 Toggle Latch Output
	69		P3.4	T3EUD	GPT1 Timer T3 Ext.Up/Down Ctrl.Input
	70	1	P3.5	T4IN	GPT1 Timer T4 Input for
					Count/Gate/Reload/Capture
	73	1	P3.6	T3IN	GPT1 Timer T3 Count/Gate Input
	74	1	P3.7	T2IN	GPT1 Timer T2 Input for
					Count/Gate/Reload/Capture
	75	I/O	P3.8	MRST	SSC Master-Rec./Slave-Transmit I/O
	76	I/O	P3.9	MTSR	SSC Master-Transmit/Slave-Rec. O/I
	77	0	P3.10	T×D0	ASC0 Clock/Data Output (Asyn./Syn.)
	78	I/O	P3.11	R×D0	ASC0 Data Input (Asyn.) or I/O (Syn.)
	79	0	P3.12	BHE	Ext. Memory High Byte Enable Signal,
		0		WRH	Ext. Memory High Byte Write Strobe
	80	I/O	P3.13	SCLK	SSC Master Clock Outp./Slave Cl. Inp.
	81	0	P3.15	CLKOUT	System Clock Output (=CPU Clock)
P4.0 – P4.7	85 - 92	I/O	programm	able for inp d as input	bidirectional I/O port. It is bit-wise out or output via direction bits. For a pin, the output driver is put into high-
					bus configuration, Port 4 can be used to
					ddress lines:
	85	0	P4.0	A16	Least Significant Segment Addr. Line
				7(10	Least digililleant deginent /taar. Line
	92	0	P4.7	A23	Most Significant Segment Addr. Line
RD	95	0		•	ead Strobe. RD is activated for every data read access.
WR/ WRL	96	0	activated this pin is bit bus, ar	for every exactivated for every	Vrite Strobe. In WR-mode this pin is external data write access. In WRL-mode or low byte data write accesses on a 16-ver data write access on an 8-bit bus. See YSCON for mode selection.



Symbol	Pin Number	Input (I) Output (O)	Function
READY	97	I	Ready Input. When the Ready function is enabled, a high level at this pin during an external memory access will force the insertion of memory cycle time waitstates until the pin returns to a low level.
ALE	98	0	Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes.
ĒĀ	99	I	External Access Enable pin. A low level at this pin during and after Reset forces the C167 to begin instruction execution out of external memory. A high level forces execution out of the internal ROM. ROMless versions must have this pin tied to '0'.
PORT0: P0L.0 – P0L.7, P0H.0 - P0H.7	100 – 107 108, 111-117	I/O	PORT0 consists of the two 8-bit bidirectional I/O ports P0L and P0H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. In case of an external bus configuration, PORT0 serves as the address (A) and address/data (AD) bus in multiplexed bus modes and as the data (D) bus in demultiplexed bus modes. Demultiplexed bus modes: Data Path Width: 8-bit 16-bit P0L.0 – P0L.7: D0 – D7 D0 - D7 P0H.0 – P0H.7: I/O D8 - D15 Multiplexed bus modes: Data Path Width: 8-bit 16-bit P0L.0 – P0L.7: AD0 – AD7 AD0 - AD7 P0H.0 – P0H.7: A8 - A15 AD8 - AD15
PORT1: P1L.0 – P1L.7, P1H.0 - P1H.7	118 – 125 128 – 135 132 133 134 135	I/O I I I I	PORT1 consists of the two 8-bit bidirectional I/O ports P1L and P1H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. PORT1 is used as the 16-bit address bus (A) in demultiplexed bus modes and also after switching from a demultiplexed bus mode to a multiplexed bus mode. The following PORT1 pins also serve for alternate functions: P1H.4



Symbol	Pin Number	Input (I) Output (O)	Function
XTAL1	138	1	XTAL1: Input to the oscillator amplifier and input to the internal clock generator
XTALZ	137	0	XTAL2: Output of the oscillator amplifier circuit. To clock the device from an external source, drive XTAL1, while leaving XTAL2 unconnected. Minimum and maximum high/low and rise/fall times specified in the AC Characteristics must be observed.
RSTIN	140	I	Reset Input with Schmitt-Trigger characteristics. A low level at this pin for a specified duration while the oscillator is running resets the C167. An internal pullup resistor permits power-on reset using only a capacitor connected to $V_{\rm SS}$.
RSTOUT	141	О	Internal Reset Indication Output. This pin is set to a low level when the part is executing either a hardware-, a software- or a watchdog timer reset. RSTOUT remains low until the EINIT (end of initialization) instruction is executed.
NMI	142		Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. When the PWRDN (power down) instruction is executed, the $\overline{\text{NMI}}$ pin must be low in order to force the C167 to go into power down mode. If $\overline{\text{NMI}}$ is high, when PWRDN is executed, the part will continue to run in normal mode. If not used, pin $\overline{\text{NMI}}$ should be pulled high externally.
$\overline{V_{AREF}}$	37	-	Reference voltage for the A/D converter.
$\overline{V_{AGND}}$	38	-	Reference ground for the A/D converter.
$\overline{V_{ extsf{PP}}}$	84	-	Flash programming voltage. This pin accepts the programming voltage for flash versions of the C167. Note: This pin is not connected (NC) on non-flash versions.
$V_{ m cc}$	17, 46, 56, 72, 82, 93, 109, 126, 136, 144	-	Digital Supply Voltage: + 5 V during normal operation and idle mode. ≥ 2.5 V during power down mode
$V_{ m SS}$	18, 45, 55, 71, 83, 94, 110, 127, 139, 143	-	Digital Ground.



Functional Description

The architecture of the C167 combines advantages of both RISC and CISC processors and of advanced peripheral subsystems in a very well-balanced way. The following block diagram gives an overview of the different on-chip components and of the advanced, high bandwidth internal bus structure of the C167.

Note: All time specifications refer to a CPU clock of 20 MHz (see definition in the AC Characteristics section).




Figure 3: Block Diagram



Memory Organization

The memory space of the C167 is configured in a Von Neumann architecture which means that code memory, data memory, registers and I/O ports are organized within the same linear address space which includes 16 MBytes. The entire memory space can be accessed bytewise or wordwise. Particular portions of the on-chip memory have additionally been made directly bit addressable.

The C167 contains 8 KBytes of on-chip mask-programmable ROM for code or constant data. The ROM can be mapped to either segment 0 or segment 1.

2 KBytes of on-chip RAM are provided as a storage for user defined variables, for the system stack, general purpose register banks and even for code. A register bank can consist of up to 16 wordwide (R0 to R15) and/or bytewide (RL0, RH0, ..., RL7, RH7) so-called General Purpose Registers (GPRs).

1024 bytes (2 * 512 bytes) of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are wordwide registers which are used for controlling and monitoring functions of the different on-chip units. 212 SFRs are currently implemented. Unused SFR addresses are reserved for future members of the C167 family.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 16 MBytes of external RAM and/or ROM can be connected to the microcontroller.

External Bus Controller

All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required, or to one of four different external memory access modes, which are as follows:

- 16-/18-/20-/24-bit Addresses, 16-bit Data, Demultiplexed
- 16-/18-/20-/24-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Demultiplexed

In the demultiplexed bus modes, addresses are output on PORT1 and data is input/output on PORT0. In the multiplexed bus modes both addresses and data use PORT0 for input/output.

Important timing characteristics of the external bus interface (Memory Cycle Time, Memory Tri-State Time, Length of ALE and Read Write Delay) have been made programmable to allow the user the adaption of a wide range of different types of memories. In addition, different address ranges may be accessed with different bus characteristics. Up to 5 external $\overline{\text{CS}}$ signals can be generated in order to save external glue logic. Access to very slow memories is supported via a particular 'Ready' function. A $\overline{\text{HOLD/HLDA}}$ protocol is available for bus arbitration.

For applications which require less than 16 MBytes of external memory space, this address space can be restricted to 1 MByte, 256 KByte or to 64 KByte. In this case Port 4 outputs four, two or no address lines at all. It outputs all 8 address lines, if an address space of 16 MBytes is used.



Central Processing Unit (CPU)

The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Based on these hardware provisions, most of the C167's instructions can be executed in just one machine cycle which requires 100 ns at 20-MHz CPU clock. For example, shift and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: branches in 2 cycles, a 16×16 bit multiplication in 5 cycles and a 32-/16 bit division in 10 cycles. Another pipeline optimization, the so-called 'Jump Cache', allows reducing the execution time of repeatedly performed jumps in a loop from 2 cycles to 1 cycle.




Figure 4: CPU Block Diagram



The CPU disposes of an actual register context consisting of up to 16 wordwide GPRs which are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at a time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 2048 bytes is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

The high performance offered by the hardware implementation of the CPU can efficiently be utilized by a programmer via the highly efficient C167 instruction set which includes the following instruction classes:

- Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.



Interrupt System

With an interrupt response time within a range from just 250 ns to 600 ns (in case of internal program execution), the C167 is capable of reacting very fast to the occurence of non-deterministic events.

The architecture of the C167 supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source or the destination pointer. An individual PEC transfer counter is implicity decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are very well suited, for example, for supporting the transmission or reception of blocks of data, or for transferring A/D converted results to a memory table. The C167 has 8 PEC channels each of which offers such fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield exists for each of the possible interrupt sources. Via its related register, each source can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt sources has a dedicated vector location.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs feature programmable edge detection (rising edge, falling edge or both edges).

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

The following table shows all of the possible C167 interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers:

Note: The four last nodes in the table (X-Peripheral nodes) are prepared to accept interrupt requests from integrated X-Bus peripherals. Nodes, where no X-Peripherals are connected, may be used to generate software controlled interrupt requests by setting the respective XPnIR bit.

SIEMENS

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
CAPCOM Register 0	CC0IR	CC0IE	CC0INT	00'0040 _H	10 _H
CAPCOM Register 1	CC1IR	CC1IE	CC1INT	00'0044 _H	11 _H
CAPCOM Register 2	CC2IR	CC2IE	CC2INT	00'0048 _H	12 _H
CAPCOM Register 3	CC3IR	CC3IE	CC3INT	00'004C _H	13 _H
CAPCOM Register 4	CC4IR	CC4IE	CC4INT	00'0050 _H	14 _H
CAPCOM Register 5	CC5IR	CC5IE	CC5INT	00'0054 _H	15 _H
CAPCOM Register 6	CC6IR	CC6IE	CC6INT	00'0058 _H	16 _H
CAPCOM Register 7	CC7IR	CC7IE	CC7INT	00'005C _H	17 _H
CAPCOM Register 8	CC8IR	CC8IE	CC8INT	00'0060 _H	18 _H
CAPCOM Register 9	CC9IR	CC9IE	CC9INT	00'0064 _H	19 _H
CAPCOM Register 10	CC10IR	CC10IE	CC10INT	00'0068 _H	1A _H
CAPCOM Register 11	CC11IR	CC11IE	CC11INT	00'006C _H	1B _H
CAPCOM Register 12	CC12IR	CC12IE	CC12INT	00'0070 _H	1C _H
CAPCOM Register 13	CC13IR	CC13IE	CC13INT	00'0074 _H	1D _H
CAPCOM Register 14	CC14IR	CC14IE	CC14INT	00'0078 _H	1E _H
CAPCOM Register 15	CC15IR	CC15IE	CC15INT	00'007C _H	1F _H
CAPCOM Register 16	CC16IR	CC16IE	CC16INT	00'00C0 _H	30 _H
CAPCOM Register 17	CC17IR	CC17IE	CC17INT	00'00C4 _H	31 _H
CAPCOM Register 18	CC18IR	CC18IE	CC18INT	00'00C8 _H	32 _H
CAPCOM Register 19	CC19IR	CC19IE	CC19INT	00'00CC _H	33 _H
CAPCOM Register 20	CC20IR	CC20IE	CC20INT	00'00D0 _H	34 _H
CAPCOM Register 21	CC21IR	CC21IE	CC21INT	00'00D4 _H	35 _H
CAPCOM Register 22	CC22IR	CC22IE	CC22INT	00'00D8 _H	36 _H
CAPCOM Register 23	CC23IR	CC23IE	CC23INT	00'00DC _H	37 _H
CAPCOM Register 24	CC24IR	CC24IE	CC24INT	00'00E0 _H	38 _H
CAPCOM Register 25	CC25IR	CC25IE	CC25INT	00'00E4 _H	39 _H
CAPCOM Register 26	CC26IR	CC26IE	CC26INT	00'00E8 _H	3A _H
CAPCOM Register 27	CC27IR	CC27IE	CC27INT	00'00EC _H	3B _H
CAPCOM Register 28	CC28IR	CC28IE	CC28INT	00'00E0 _H	3C _H
CAPCOM Register 29	CC29IR	CC29IE	CC29INT	00'0110 _H	44 _H
CAPCOM Register 30	CC30IR	CC30IE	CC30INT	00'0114 _H	45 _H
CAPCOM Register 31	CC31IR	CC31IE	CC31INT	00'0118 _H	46 _H
CAPCOM Timer 0	T0IR	TOIE	TOINT	00'0080 _H	20 _H



Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
CAPCOM Timer 1	T1IR	T1IE	T1INT	00'0084 _H	21 _H
CAPCOM Timer 7	T7IR	T7IE	T7INT	00'00F4 _H	3D _H
CAPCOM Timer 8	T8IR	T8IE	T8INT	00'00F8 _H	3E _H
GPT1 Timer 2	T2IR	T2IE	T2INT	00'0088 _H	22 _H
GPT1 Timer 3	T3IR	T3IE	T3INT	00'008C _H	23 _H
GPT1 Timer 4	T4IR	T4IE	T4INT	00'0090 _H	24 _H
GPT2 Timer 5	T5IR	T5IE	T5INT	00'0094 _H	25 _H
GPT2 Timer 6	T6IR	T6IE	T6INT	00'0098 _H	26 _H
GPT2 CAPREL Register	CRIR	CRIE	CRINT	00'009C _H	27 _H
A/D Conversion Complete	ADCIR	ADCIE	ADCINT	00'00A0 _H	28 _H
A/D Overrun Error	ADEIR	ADEIE	ADEINT	00'00A4 _H	29 _H
ASC0 Transmit	S0TIR	S0TIE	S0TINT	00'00A8 _H	2A _H
ASC0 Transmit Buffer	S0TBIR	S0TBIE	S0TBINT	00'011C _H	47 _H
ASC0 Receive	S0RIR	S0RIE	S0RINT	00'00AC _H	2B _H
ASC0 Error	S0EIR	S0EIE	S0EINT	00'00B0 _H	2C _H
SSC Transmit	SCTIR	SCTIE	SCTINT	00'00B4 _H	2D _H
SSC Receive	SCRIR	SCRIE	SCRINT	00'00B8 _H	2E _H
SSC Error	SCEIR	SCEIE	SCEINT	00'00BC _H	2F _H
PWM Channel 03	PWMIR	PWMIE	PWMINT	00'00FC _H	3F _H
X-Peripheral Node 0	XP0IR	XP0IE	XP0INT	00'00100 _H	40 _H
X-Peripheral Node 1	XP1IR	XP1IE	XP1INT	00'0104 _H	41 _H
X-Peripheral Node 2	XP2IR	XP2IE	XP2INT	00'0108 _H	42 _H
X-Peripheral Node 3	XP3IR	XP3IE	XP3INT	00'010C _H	43 _H

The C167 also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

The following table shows all of the possible exceptions or error conditions that can arise during runtime:

Exception Condition	Trap Flag	Trap Vector	Vector Location	Trap Number	Trap Priority
Reset Functions: Hardware Reset Software Reset Watchdog Timer Overflow		RESET RESET RESET	00,0000 ^H 00,0000 ^H 00,0000 ^H	00 _H 00 _H 00 _H	
Class A Hardware Traps: Non-Maskable Interrupt Stack Overflow Stack Underflow	NMI STKOF STKUF	NMITRAP STOTRAP STUTRAP	00'0008 _H 00'0010 _H 00'0018 _H	02 _H 04 _H 06 _H	
Class B Hardware Traps: Undefined Opcode Protected Instruction Fault	UNDOPC PRTFLT	BTRAP BTRAP	00'0028 _H 00'0028 _H	0A _H 0A _H	1
Illegal Word Operand Access Illegal Instruction Access Illegal External Bus Access	ILLOPA ILLINA ILLBUS	BTRAP BTRAP BTRAP	00'0028 _H 00'0028 _H 00'0028 _H	0A _H 0A _H 0A _H	
Reserved			[2C _H – 3C _H]	[0B _H – 0F _H]	
Software Traps TRAP Instruction			Any [00'0000 _H – 00'01FC _H] in steps of 4 _H	Any [00 _H – 7F _H]	Current CPU Priority



Capture/Compare (CAPCOM) Units

The CAPCOM units support generation and control of timing sequences on up to 32 channels with a maximum resolution of 400 ns (at 20-MHz system clock). The CAPCOM units are typically used to handle high speed I/O tasks such as pulse and waveform generation, pulse width modulation (PMW), Digital to Analog (D/A) conversion, software timing, or time recording relative to external events.

Four 16-bit timers (T0/T1, T7/T8) with reload registers provide two independent time bases for the capture/compare register array.

The input clock for the timers is programmable to several prescaled values of the internal system clock, or may be derived from an overflow/underflow of timer T6 in module GPT2. This provides a wide range of variation for the timer period and resolution and allows precise adjustments to the application specific requirements. In addition, external count inputs for CAPCOM timers T0 and T7 allow event scheduling for the capture/compare registers relative to external events.

Both of the two capture/compare register arrays contain 16 dual purpose capture/compare registers, each of which may be individually allocated to either CAPCOM timer T0 or T1 (T7 or T8, respectively), and programmed for capture or compare function. Each register has one port pin associated with it which serves as an input pin for triggering the capture function, or as an output pin (except for CC24...CC27) to indicate the occurence of a compare event.

When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched ('capture'd) into the capture/compare register in response to an external event at the port pin which is associated with this register. In addition, a specific interrupt request for this capture/compare register is generated. Either a positive, a negative, or both a positive and a negative external signal transition at the pin can be selected as the triggering event. The contents of all registers which have been selected for one of the five compare modes are continuously compared with the contents of the allocated timers. When a match occurs between the timer value and the value in a capture/compare register, specific actions will be taken based on the selected compare mode.

Compare Modes	Function
Mode 0	Interrupt-only compare mode; several compare interrupts per timer period are possible
Mode 1	Pin toggles on each compare match; several compare events per timer period are possible
Mode 2	Interrupt-only compare mode; only one compare interrupt per timer period is generated
Mode 3	Pin set '1' on match; pin reset '0' on compare time overflow; only one compare event per timer period is generated
Double Register Mode	Two registers operate on one pin; pin toggles on each compare match; several compare events per timer period are possible.




Figure 5: CAPCOM Unit Block Diagram



PWM Module

The Pulse Width Modulation Module can generate up to four PWM output signals using edgealigned or center-aligned PWM. In addition the PWM module can generate PWM burst signals and single shot outputs. The frequency range of the PWM signals covers 4.8 Hz to 78.1 kHz (referred to a CPU clock of 20 MHz). The level of the output signals is selectable and the PWM module can generate interrupt requests.

General Purpose Timer (GPT) Unit

The GPT unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication.

The GPT unit incorporates five 16-bit timers which are organized in two separate modules, GPT1 and GPT2. Each timer in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module.

Each of the three timers T2, T3, T4 of module GPT1 can be configured individually for one of three basic modes of operation, which are Timer, Gated Timer, and Counter Mode. In Timer Mode, the input clock for a timer is derived from the CPU clock, divided by a programmable prescaler, while Counter Mode allows a timer to be clocked in reference to external events.

Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes, each timer has one associated port pin (TxIN) which serves as gate or clock input. The maximum resolution of the timers in module GPT1 is 400 ns (@ 20-MHz CPU clock).

The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD) to facilitate e. g. position tracking.

Timers T3 and T4 have output toggle latches (TxOTL) which change their state on each timer over-flow/underflow. The state of these latches may be output on port pins (TxOUT) e. g. for time out monitoring of external hardware components, or may be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 is captured into T2 or T4 in response to a signal at their associated input pins (TxIN). Timer T3 is reloaded with the contents of T2 or T4 triggered either by an external signal or by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be constantly generated without software intervention.

With its maximum resolution of 200 ns (@ 20 MHz), the GPT2 module provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via a programmable prescaler or with external signals. The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD). Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6, which changes its state on each timer overflow/underflow.



The state of this latch may be used to clock timer T5, or it may be output on a port pin (T6OUT). The overflows/underflows of timer T6 can additionally be used to clock the CAPCOM timers T0 or T1, and to cause a reload from the CAPREL register. The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows absolute time differences to be measured or pulse multiplication to be performed without software overhead.




Figure 6: Block Diagram of GPT1




Figure 7: Block Diagram of GPT2



A/D Converter

For analog signal measurement, a 10-bit A/D converter with 16 multiplexed input channels and a sample and hold circuit has been integrated on-chip. It uses the method of successive approximation. The sample time (for loading the capacitors) and the conversion time is programmable and can so be adjusted to the external circuitry.

Overrun error detection/protection is provided for the conversion result register (ADDAT): either an interrupt request will be generated when the result of a previous conversion has not been read from the result register at the time the next conversion is complete, or the next conversion is suspended in such a case until the previous result has been read.

For applications which require less than 16 analog input channels, the remaining channel inputs can be used as digital input port pins.

The A/D converter of the C167 supports four different conversion modes. In the standard Single Channel conversion mode, the analog level on a specified channel is sampled once and converted to a digital result. In the Single Channel Continuous mode, the analog level on a specified channel is repeatedly sampled and converted without software intervention. In the Auto Scan mode, the analog levels on a prespecified number of channels are sequentially sampled and converted. In the Auto Scan Continuous mode, the number of prespecified channels is repeatedly sampled and converted. In addition, the conversion of a specific channel can be inserted (injected) into a running sequence without disturbing this sequence. This is called Channel Injection Mode.

The Peripheral Event Controller (PEC) may be used to automatically store the conversion results into a table in memory for later evaluation, without requiring the overhead of entering and exiting interrupt routines for each data transfer.

Parallel Ports

The C167 provides up to 111 I/O lines which are organized into eight input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of five I/O ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. During the internal reset, all port pins are configured as inputs.

All port lines have programmable alternate input or output functions associated with them. PORT0 and PORT1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A23/19/17...A16 in systems where segmentation is enabled to access more than 64 KBytes of memory. Port 2, Port 8 and Port 7 are associated with the capture inputs or compare outputs of the CAPCOM units and/or with the outputs of the PWM module. Port 6 provides optional bus arbitration signals (BREQ, HLDA, HOLD) and chip select signals. Port 3 includes alternate functions of timers, serial interfaces, the optional bus control signal BHE and the system clock output (CLKOUT). Port 5 is used for the analog input channels to the A/D converter or timer control signals. All port lines that are not used for these alternate functions may be used as general purpose I/O lines.



Serial Channels

Serial communication with other microcontrollers, processors, terminals or external peripheral components is provided by two serial interfaces with different functionality, an Asynchronous/Synchronous Serial Channel (ASC0) and a High-Speed Synchronous Serial Channel (SSC).

They are upward compatible with the serial ports of the Siemens SAB 8051x microcontroller family and support full-duplex asynchronous communication up to 625 Kbaud and half-duplex synchronous communication up to 5 Mbaud (2.5 Mbaud on the ASC0) @ 20-MHz system clock.

Two dedicated baud rate generators allow to set up all standard baud rates without oscillator tuning. For transmission, reception, and erroneous reception 3 separate interrupt vectors are provided for each serial channel.

In asynchronous mode, 8- or 9-bit data frames are transmitted or received, preceded by a start bit and terminated by one or two stop bits. For multiprocessor communication, a mechanism to distinguish address from data bytes has been included (8-bit data + wake up bit mode).

In synchronous mode, the ASC0 transmits or receives bytes (8 bits) synchronously to a shift clock which is generated by the ASC0. The SSC transmits or receives characters of 2...16 bits length synchronously to a shift clock which can be generated by the SSC (master mode) or by an external master (slave mode). The SSC can start shifting with the LSB or with the MSB, while the ASC0 always shifts the LSB first.

A loop back option is available for testing purposes.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. A parity bit can automatically be generated on transmission or be checked on reception. Framing error detection allows to recognize data frames with missing stop bits. An overrun error will be generated, if the last character received has not been read out of the receive buffer register at the time the reception of a new character is complete.

Watchdog Timer

The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after a reset of the chip, and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed. Thus, the chip's start-up procedure is always monitored. The software has to be designed to service the Watchdog Timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the Watchdog Timer overflows and generates an internal hardware reset and pulls the RSTOUT pin low in order to allow external hardware components to be reset.

The Watchdog Timer is a 16-bit timer, clocked with the system clock divided either by 2 or by 128. The high byte of the Watchdog Timer register can be set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the high byte of the Watchdog Timer is reloaded. Thus, time intervals between 25 μ s and 420 ms can be monitored (@ 20 MHz). The default Watchdog Timer interval after reset is 6.55 ms (@ 20 MHz).



Instruction Set Summary

The table below lists the instructions of the C167 in a condensed way.

The various addressing modes that can be used with a specific instruction, the operation of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction can be found in the "C16x Family Instruction Set Manual".

This document also provids a detailled description of each instruction.

Instruction Set Summary

Mnemonic	Description	Bytes
ADD(B)	Add word (byte) operands	2/4
ADDC(B)	Add word (byte) operands with Carry	2/4
SUB(B)	Subtract word (byte) operands	2/4
SUBC(B)	Subtract word (byte) operands with Carry	2/4
MUL(U)	(Un)Signed multiply direct GPR by direct GPR (16-16-bit)	2
DIV(U)	(Un)Signed divide register MDL by direct GPR (16-/16-bit)	2
DIVL(U)	(Un)Signed long divide reg. MD by direct GPR (32-/16-bit)	2
CPL(B)	Complement direct word (byte) GPR	2
NEG(B)	Negate direct word (byte) GPR	2
AND(B)	Bitwise AND, (word/byte operands)	2/4
OR(B)	Bitwise OR, (word/byte operands)	2/4
XOR(B)	Bitwise XOR, (word/byte operands)	2/4
BCLR	Clear direct bit	2
BSET	Set direct bit	2
BMOV(N)	Move (negated) direct bit to direct bit	4
BAND, BOR, BXOR	AND/OR/XOR direct bit with direct bit	4
BCMP	Compare direct bit to direct bit	4
BFLDH/L	Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data	4
CMP(B)	Compare word (byte) operands	2/4
CMPD1/2	Compare word data to GPR and decrement GPR by 1/2	2/4
CMPI1/2	Compare word data to GPR and increment GPR by 1/2	2/4
PRIOR	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2
SHL / SHR	Shift left/right direct word GPR	2
ROL / ROR	Rotate left/right direct word GPR	2
ASHR	Arithmetic (sign bit) shift right direct word GPR	2



Instruction Set Summary (cont'd)

Mnemonic	Description	Bytes
MOV(B)	Move word (byte) data	2/4
MOVBS	Move byte operand to word operand with sign extension	2/4
MOVBZ	Move byte operand to word operand. with zero extension	2/4
JMPA, JMPI, JMPR	Jump absolute/indirect/relative if condition is met	4
JMPS	Jump absolute to a code segment	4
J(N)B	Jump relative if direct bit is (not) set	4
JBC	Jump relative and clear bit if direct bit is set	4
JNBS	Jump relative and set bit if direct bit is not set	4
CALLA, CALLI, CALLR	Call absolute/indirect/relative subroutine if condition is met	4
CALLS	Call absolute subroutine in any code segment	4
PCALL	Push direct word register onto system stack and call absolute subroutine	4
TRAP	Call interrupt service routine via immediate trap number	2
PUSH, POP	Push/pop direct word register onto/from system stack	2
SCXT	Push direct word register onto system stack und update register with word operand	4
RET	Return from intra-segment subroutine	2
RETS	Return from inter-segment subroutine	2
RETP	Return from intra-segment subroutine and pop direct word register from system stack	2
RETI	Return from interrupt service subroutine	2
SRST	Software Reset	4
IDLE	Enter Idle Mode	4
PWRDN	Enter Power Down Mode (supposes NMI-pin being low)	4
SRVWDT	Service Watchdog Timer	4
DISWDT	Disable Watchdog Timer	4
EINIT	Signify End-of-Initialization on RSTOUT-pin	4
ATOMIC	Begin ATOMIC sequence	2
EXTR	Begin EXTended Register sequence	2
EXTP(R)	Begin EXTended Page (and Register) sequence	2/4
EXTS(R)	Begin EXTended Segment (and Register) sequence	2/4
NOP	Null operation	2



Special Function Registers Overview

The following table lists all SFRs which are implemented in the C167 in alphabetical order. **Bit-addressable** SFRs are marked with the letter "**b**" in column "Name". SFRs within the **Extended SFR-Space** (ESFRs) are marked with the letter "**E**" in column "Physical Address".

An SFR can be specified via its individual mnemonic name. Depending on the selected addressing mode, an SFR can be accessed via its physical address (using the Data Page Pointers), or via its short 8-bit address (without using the Data Page Pointers).

Special Function Registers Overview

Name	Physical Address	8-Bit Address	Description	Reset Value	
ADCICb	FF98 _H	CCH	A/D Converter End of Conversion Interrupt Control Register	0000 _H	
ADCONb	FFA0 _H	D0 _H	A/D Converter Control Register	0000 _H	
ADDAT	FEA0 _H	50 _H	A/D Converter Result Register	0000 _H	
ADDAT2	F0A0 _H E	50 _H	A/D Converter 2 Result Register	0000 _H	
ADDRSEL1	FE18 _H	0C _H	Address Select Register 1	0000 _H	
ADDRSEL2	FE1A _H	0D _H	Address Select Register 2	0000 _H	
ADDRSEL3	FE1C _H	0E _H	Address Select Register 3	0000 _H	
ADDRSEL4	FE1E _H	0F _H	Address Select Register 4	0000 _H	
ADEICb	FF9A _H	CD _H	A/D Converter Overrun Error Interrupt Control Register	0000 _H	
BUSCON0b	FF0C _H	86 _H	Bus Configuration Register 0	0XX0 _H	
BUSCON1b	FF14 _H	8A _H	Bus Configuration Register 1	0000 _H	
BUSCON2b	FF16 _H	8B _H	Bus Configuration Register 2	0000 _H	
BUSCON3b	FF18 _H	8C _H	Bus Configuration Register 3	0000 _H	
BUSCON4b	FF1A _H	8D _H	Bus Configuration Register 4	0000 _H	
CAPREL	FE4A _H	25 _H	GPT2 Capture/Reload Register	0000 _H	
CC0	FE80 _H	40 _H	CAPCOM Register 0	0000 _H	
CC0ICb	FF78 _H	BC _H	CAPCOM Register 0 Interrupt Control Register	0000 _H	
CC1	FE82 _H	41 _H	CAPCOM Register 1	0000 _H	
CC1ICb	FF7A _H	BD _H	CAPCOM Register 1 Interrupt Control Register	0000 _H	
CC2	FE84 _H	42 _H	CAPCOM Register 2	0000 _H	
CC2ICb	FF7C _H	BE _H	CAPCOM Register 2 Interrupt Control Register	0000 _H	



Name	Physical Address	8-Bit Address	Description	Reset Value
CC3	FE86 _H	43 _H	CAPCOM Register 3	0000 _H
CC3ICb	FF7E _H	BF _H	CAPCOM Register 3 Interrupt Control Register	0000 _H
CC4	FE88 _H	44 _H	CAPCOM Register 4	0000 _H
CC4ICb	FF80 _H	C0 _H	CAPCOM Register 4 Interrupt Control Register	0000 _H
CC5	FE8A _H	45 _H	CAPCOM Register 5	0000 _H
CC5ICb	FF82 _H	C1 _H	CAPCOM Register 5 Interrupt Control Register	0000 _H
CC6	FE8C _H	46 _H	CAPCOM Register 6	0000 _H
CC6lCb	FF84 _H	C2 _H	CAPCOM Register 6 Interrupt Control Register	0000 _H
CC7	FE8E _H	47 _H	CAPCOM Register 7	0000 _H
CC7ICb	FF86 _H	C3 _H	CAPCOM Register 7 Interrupt Control Register	0000 _H
CC8	FE90 _H	48 _H	CAPCOM Register 8	0000 _H
CC8lCb	FF88 _H	C4 _H	CAPCOM Register 8 Interrupt Control Register	0000 _H
CC9	FE92 _H	49 _H	CAPCOM Register 9	0000 _H
CC9lCb	FF8A _H	C5 _H	CAPCOM Register 9 Interrupt Control Register	0000 _H
CC10	FE94 _H	4A _H	CAPCOM Register 10	0000 _H
CC10lCb	FF8C _H	C6 _H	CAPCOM Register 10 Interrupt Control Register	0000 _H
CC11	FE96 _H	4B _H	CAPCOM Register 11	0000 _H
CC11ICb	FF8E _H	C7 _H	CAPCOM Register 11 Interrupt Control Register	0000 _H
CC12	FE98 _H	4C _H	CAPCOM Register 12	0000 _H
CC12ICb	FF90 _H	C8 _H	CAPCOM Register 12 Interrupt Control Register	0000 _H
CC13	FE9A _H	4D _H	CAPCOM Register 13	0000 _H
CC13ICb	FF92 _H	C9 _H	CAPCOM Register 13 Interrupt Control Register	0000 _H
CC14	FE9C _H	4E _H	CAPCOM Register 14	0000 _H
CC14ICb	FF94 _H	CA _H	CAPCOM Register 14 Interrupt Control Register	0000 _H
CC15	FE9E _H	4F _H	CAPCOM Register 15	0000 _H
CC15ICb	FF96 _H	СВН	CAPCOM Register 15 Interrupt Control Register	0000 _H
CC16	FE60 _H	30 _H	CAPCOM Register 16	0000 _H
CC16lCb	F160 _H E	B0 _H	CAPCOM Register 16 Interrupt Control Register	0000 _H
CC17	FE62 _H	31 _H	CAPCOM Register 17	0000 _H



Name	Physical Address	8-Bit Address	Description	Reset Value
CC17ICb	F162 _H E	B1 _H	CAPCOM Register 17 Interrupt Control Register	0000 _H
CC18	FE64 _H	32 _H	CAPCOM Register 18	0000 _H
CC18ICb	F164 _H E	B2 _H	CAPCOM Register 18 Interrupt Control Register	0000 _H
CC19	FE66 _H	33 _H	CAPCOM Register 19	0000 _H
CC19ICb	F166 _H E	B3 _H	CAPCOM Register 19 Interrupt Control Register	0000 _H
CC20	FE68 _H	34 _H	CAPCOM Register 20	0000 _H
CC20ICb	F168 _H E	B4 _H	CAPCOM Register 20 Interrupt Control Register	0000 _H
CC21	FE6A _H	35 _H	CAPCOM Register 21	0000 _H
CC21ICb	F16A _H E	B5 _H	CAPCOM Register 21 Interrupt Control Register	0000 _H
CC22	FE6C _H	36 _H	CAPCOM Register 22	0000 _H
CC22ICb	F16C _H E	B6 _H	CAPCOM Register 22 Interrupt Control Register	0000 _H
CC23	FE6E _H	37 _H	CAPCOM Register 23	0000 _H
CC23ICb	F16E _H E	B7 _H	CAPCOM Register 23 Interrupt Control Register	0000 _H
CC24	FE70 _H	38 _H	CAPCOM Register 24	0000 _H
CC24lCb	F170 _H E	B8 _H	CAPCOM Register 24 Interrupt Control Register	0000 _H
CC25	FE72 _H	39 _H	CAPCOM Register 25	0000 _H
CC25ICb	F172 _H E	B9 _H	CAPCOM Register 25 Interrupt Control Register	0000 _H
CC26	FE74 _H	3A _H	CAPCOM Register 26	0000 _H
CC26lCb	F174 _H E	BA _H	CAPCOM Register 26 Interrupt Control Register	0000 _H
CC27	FE76 _H	3B _H	CAPCOM Register 27	0000 _H
CC27ICb	F176 _H E	BB _H	CAPCOM Register 27 Interrupt Control Register	0000 _H
CC28	FE78 _H	3C _H	CAPCOM Register 28	0000 _H
CC28ICb	F178 _H E	BC _H	CAPCOM Register 28 Interrupt Control Register	0000 _H
CC29	FE7A _H	3D _H	CAPCOM Register 29	0000 _H
CC29lCb	F184 _H E	C2 _H	CAPCOM Register 29 Interrupt Control Register	0000 _H
CC30	FE7C _H	3E _H	CAPCOM Register 30	0000 _H
CC30lCb	F18C _H E	C6 _H	CAPCOM Register 30 Interrupt Control Register	0000 _H
CC31	FE7E _H	3F _H	CAPCOM Register 31	0000 _H
CC31ICb	F194 _H E	CA _H	CAPCOM Register 31 Interrupt Control Register	0000 _H



Name	Physical Address	8-Bit Address	Description	Reset Value	
CCM0b	FF52 _H	A9 _H	CAPCOM Mode Control Register 0	0000 _H	
CCM1b	FF54 _H	AA _H	CAPCOM Mode Control Register 1	0000 _H	
CCM2b	FF56 _H	AB _H	CAPCOM Mode Control Register 2	0000 _H	
CCM3b	FF58 _H	AC _H	CAPCOM Mode Control Register 3	0000 _H	
CCM4b	FF22 _H	91 _H	CAPCOM Mode Control Register 4	0000 _H	
CCM5b	FF24 _H	92 _H	CAPCOM Mode Control Register 5	0000 _H	
CCM6b	FF26 _H	93 _H	CAPCOM Mode Control Register 6	0000 _H	
CCM7b	FF28 _H	94 _H	CAPCOM Mode Control Register 7	0000 _H	
СР	FE10 _H	08 _H	CPU Context Pointer Register	FC00 _H	
CRICb	FF6A _H	B5 _H	GPT2 CAPREL Interrupt Control Register	0000 _H	
CSP	FE08 _H	04 _H	CPU Code Segment Pointer Register (read only)	0000 _H	
DP0Lb	F100 _H E	80 _H	P0L Direction Control Register	00 _H	
DP0Hb	F102 _H E	81 _H	P0H Direction Control Register	00 _H	
DP1Lb	F104 _H E	82 _H	P1L Direction Control Register	00 _H	
DP1Hb	F106 _H E	83 _H	P1H Direction Control Register	00 _H	
DP2b	FFC2 _H	E1 _H	Port 2 Direction Control Register	0000 _H	
DP3b	FFC6 _H	E3 _H	Port 3 Direction Control Register	0000 _H	
DP4b	FFCA _H	E5 _H	Port 4 Direction Control Register	00 _H	
DP6b	FFCE _H	E7 _H	Port 6 Direction Control Register	00 _H	
DP7b	FFD2 _H	E9 _H	Port 7 Direction Control Register	00 _H	
DP8b	FFD6 _H	EB _H	Port 8 Direction Control Register	00 _H	
DPP0	FE00 _H	00 _H	CPU Data Page Pointer 0 Register (10 bits)	0000 _H	
DPP1	FE02 _H	01 _H	CPU Data Page Pointer 1 Register (10 bits)	0001 _H	
DPP2	FE04 _H	02 _H	CPU Data Page Pointer 2 Register (10 bits)	0002 _H	
DPP3	FE06 _H	03 _H	CPU Data Page Pointer 3 Register (10 bits)	0003 _H	
EXICONb	F1C0 _H E	E0 _H	External Interrupt Control Register	0000 _H	
MDCb	FF0E _H	87 _H	CPU Multiply Divide Control Register		
MDH	FE0C _H	06 _H	CPU Multiply Divide Register – High Word	0000 _H	
MDL	FE0E _H	07 _H	CPU Multiply Divide Register – Low Word	0000 _H	



Name	Physical Address	8-Bit Address	Description	Reset Value
ODP2b	F1C2 _H E	E1 _H	Port 2 Open Drain Control Register	0000 _H
ODP3b	F1C6 _H E	E3 _H	Port 3 Open Drain Control Register	0000 _H
ODP6b	F1CE _H E	E7 _H	Port 6 Open Drain Control Register	00 _H
ODP7b	F1D2 _H E	E9 _H	Port 7 Open Drain Control Register	00 _H
ODP8b	F1D6 _H E	EB _H	Port 8 Open Drain Control Register	00 _H
ONES	FF1E _H	8F _H	Constant Value 1's Register (read only)	FFFF _H
P0Lb	FF00 _H	80 _H	Port 0 Low Register (Lower half of PORT0)	00 _H
P0Hb	FF02 _H	81 _H	Port 0 High Register (Upper half of PORT0)	00 _H
P1Lb	FF04 _H	82 _H	Port 1 Low Register (Lower half of PORT1)	00 _H
P1Hb	FF06 _H	83 _H	Port 1 High Register (Upper half of PORT1)	00 _H
P2b	FFC0 _H	E0 _H	Port 2 Register	0000 _H
P3b	FFC4 _H	E2 _H	Port 3 Register	0000 _H
P4b	FFC8 _H	E4 _H	Port 4 Register (8 bits)	00 _H
P5b	FFA2 _H	D1 _H	Port 5 Register (read only)	XXXX _H
P6b	FFCC _H	E6 _H	Port 6 Register (8 bits)	00 _H
P7b	FFD0 _H	E8 _H	Port 7 Register (8 bits)	00 _H
P8b	FFD4 _H	EA _H	Port 8 Register (8 bits)	00 _H
PECC0	FEC0 _H	60 _H	PEC Channel 0 Control Register	0000 _H
PECC1	FEC2 _H	61 _H	PEC Channel 1 Control Register	0000 _H
PECC2	FEC4 _H	62 _H	PEC Channel 2 Control Register	0000 _H
PECC3	FEC6 _H	63 _H	PEC Channel 3 Control Register	0000 _H
PECC4	FEC8 _H	64 _H	PEC Channel 4 Control Register	0000 _H
PECC5	FECA _H	65 _H	PEC Channel 5 Control Register	0000 _H
PECC6	FECC _H	66 _H	PEC Channel 6 Control Register	0000 _H
PECC7	FECE _H	67 _H	PEC Channel 7 Control Register	0000 _H
PP0	F038 _H E	1C _H	PWM Module Period Register 0	0000 _H
PP1	F03A _H E	1D _H	PWM Module Period Register 1	0000 _H
PP2	F03C _H E	1E _H	PWM Module Period Register 2	0000 _H
PP3	F03E _H E	1F _H	PWM Module Period Register 3	0000 _H



Name	Physical Address	8-Bit Address	Description	Reset Value	
PSWb	FF10 _H	88 _H	CPU Program Status Word	0000 _H	
PT0	F030 _H E	18 _H	PWM Module Up/Down Counter 0	0000 _H	
PT1	F032 _H E	19 _H	PWM Module Up/Down Counter 1	0000 _H	
PT2	F034 _H E	1A _H	PWM Module Up/Down Counter 2	0000 _H	
PT3	F036 _H E	1B _H	PWM Module Up/Down Counter 3	0000 _H	
PW0	FE30 _H	18 _H	PWM Module Pulse Width Register 0	0000 _H	
PW1	FE32 _H	19 _H	PWM Module Pulse Width Register 1	0000 _H	
PW2	FE34 _H	1A _H	PWM Module Pulse Width Register 2	0000 _H	
PW3	FE36 _H	1B _H	PWM Module Pulse Width Register 3	0000 _H	
PWMCON0b	FF30 _H	98 _H	PWM Module Control Register 0	0000 _H	
PWMCON1b	FF32 _H	99 _H	PWM Module Control Register 1	0000 _H	
PWMICb	F17E _H E	BF _H	PWM Module Interrupt Control Register	0000 _H	
RP0Hb	F108 _H E	84 _H	System Startup Configuration Register (Rd. only)	XX _H	
S0BG	FEB4 _H	5A _H	Serial Channel 0 Baud Rate Generator Reload Register	0000 _H	
S0CONb	FFB0 _H	D8 _H	Serial Channel 0 Control Register	0000 _H	
S0EICb	FF70 _H	B8 _H	Serial Channel 0 Error Interrupt Control Register	0000 _H	
S0RBUF	FEB2 _H	59 _H	Serial Channel 0 Receive Buffer Register (read only)	XX _H	
S0RICb	FF6E _H	B7 _H	Serial Channel 0 Receive Interrupt Control Register	0000 _H	
S0TBICb	F19C _H E	CE _H	Serial Channel 0 Transmit Buffer Interrupt Control Register	0000 _H	
S0TBUF	FEB0 _H	58 _H	Serial Channel 0 Transmit Buffer Register (write only)		
S0TICb	FF6C _H	B6 _H	Serial Channel 0 Transmit Interrupt Control Register		
SP	FE12 _H	09 _H	CPU System Stack Pointer Register		
SSCBR	F0B4 _H E	5A _H	SSC Baudrate Register		
SSCCONb	FFB2 _H	D9 _H	SSC Control Register	0000 _H	
SSCEICb	FF76 _H	BB _H	SSC Error Interrupt Control Register	0000 _H	



Name	Physical Address	8-Bit Address	Description	Reset Value
SSCRB	F0B2 _H E	59 _H	SSC Receive Buffer (read only)	XXXX _H
SSCRICb	FF74 _H	BA _H	SSC Receive Interrupt Control Register	0000 _H
SSCTB	F0B0 _H E	58 _H	SSC Transmit Buffer (write only)	0000 _H
SSCTICb	FF72 _H	B9 _H	SSC Transmit Interrupt Control Register	0000 _H
STKOV	FE14 _H	0A _H	CPU Stack Overflow Pointer Register	FA00 _H
STKUN	FE16 _H	0B _H	CPU Stack Underflow Pointer Register	FC00 _H
SYSCONb	FF12 _H	89 _H	CPU System Configuration Register	0xx0 _H *)
T0	FE50 _H	28 _H	CAPCOM Timer 0 Register	0000 _H
T01CONb	FF50 _H	A8 _H	CAPCOM Timer 0 and Timer 1 Control Register	0000 _H
T0lCb	FF9C _H	CE _H	CAPCOM Timer 0 Interrupt Control Register	0000 _H
T0REL	FE54 _H	2A _H	CAPCOM Timer 0 Reload Register	0000 _H
T1	FE52 _H	29 _H	CAPCOM Timer 1 Register	0000 _H
T1ICb	FF9E _H	CF _H	CAPCOM Timer 1 Interrupt Control Register	0000 _H
T1REL	FE56 _H	2B _H	CAPCOM Timer 1 Reload Register	0000 _H
T2	FE40 _H	20 _H	GPT1 Timer 2 Register	0000 _H
T2CONb	FF40 _H	A0 _H	GPT1 Timer 2 Control Register	0000 _H
T2ICb	FF60 _H	B0 _H	GPT1 Timer 2 Interrupt Control Register	0000 _H
T3	FE42 _H	21 _H	GPT1 Timer 3 Register	0000 _H
T3CONb	FF42 _H	A1 _H	GPT1 Timer 3 Control Register	0000 _H
T3ICb	FF62 _H	B1 _H	GPT1 Timer 3 Interrupt Control Register	0000 _H
T4	FE44 _H	22 _H	GPT1 Timer 4 Register	0000 _H
T4CONb	FF44 _H	A2 _H	GPT1 Timer 4 Control Register	0000 _H
T4ICb	FF64 _H	B2 _H	GPT1 Timer 4 Interrupt Control Register	0000 _H
T5	FE46 _H	23 _H	GPT2 Timer 5 Register	0000 _H
T5CONb	FF46 _H	A3 _H	GPT2 Timer 5 Control Register	0000 _H
T5ICb	FF66 _H	B3 _H	GPT2 Timer 5 Interrupt Control Register	0000 _H
T6	FE48 _H	24 _H	GPT2 Timer 6 Register	0000 _H
T6CONb	FF48 _H	A4 _H	GPT2 Timer 6 Control Register	0000 _H
T6ICb	FF68 _H	B4 _H	GPT2 Timer 6 Interrupt Control Register	0000 _H



Name	Physical Address	8-Bit Address	Description	Reset Value
T7	F050 _H E	28 _H	CAPCOM Timer 7 Register	0000 _H
T78CONb	FF20 _H	90 _H	CAPCOM Timer 7 and 8 Control Register	0000 _H
T7ICb	F17A _H E	BE _H	CAPCOM Timer 7 Interrupt Control Register	0000 _H
T7REL	F054 _H E	2A _H	CAPCOM Timer 7 Reload Register	0000 _H
T8	F052 _H E	29 _H	CAPCOM Timer 8 Register	0000 _H
T8ICb	F17C _H E	BF _H	CAPCOM Timer 8 Interrupt Control Register	0000 _H
T8REL	F056 _H E	2B _H	CAPCOM Timer 8 Reload Register	0000 _H
TFRb	FFAC _H	D6 _H	Trap Flag Register	0000 _H
WDT	FEAE _H	57 _H	Watchdog Timer Register (read only)	0000 _H
WDTCON	FFAE _H	D7 _H	Watchdog Timer Control Register	0000 _H
XP0ICb	F186 _H E	C3 _H	X-Peripheral 0 Interrupt Control Register	0000 _H
XP1ICb	F18E _H E	C7 _H	X-Peripheral 1 Interrupt Control Register	0000 _H
XP2ICb	F196 _H E	CB _H	X-Peripheral 2 Interrupt Control Register	0000 _H
XP3ICb	F19E _H E	CF _H	X-Peripheral 3 Interrupt Control Register	0000 _H
ZEROSb	FF1C _H	8E _H	Constant Value 0's Register (read only)	0000 _H

^{*)} The system configuration is selected during reset.

Note: The Interrupt Control Registers XPnIC are prepared to control interrupt requests from integrated X-Bus peripherals. Nodes, where no X-Peripherals are connected, may be used to generate software controlled interrupt requests by setting the respective XPnIR bit.

Absolute Maximum Ratings

Ambient temperature under bias (T_A) :	
SAB-C167-LM	0 to +70 °C
SAF-C167-LM	
Storage temperature (T_{ST})	– 65 to +150 ℃
Voltage on $V_{\rm CC}$ pins with respect to ground ($V_{\rm SS}$)	0.5 to +6.5 V
Voltage on any pin with respect to ground (V_{SS})	–0.5 to $V_{\rm CC}$ +0.5 V
Input current on any pin during overload condition	–10 to +10 mA
Absolute sum of all input currents during overload condition	100 mA
Power dissipation	1.5 W

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions $(V_{\rm IN}>V_{\rm CC})$ or $V_{\rm IN}< V_{\rm SS}$ the voltage on pins with respect to ground $(V_{\rm SS})$ must not exceed the values defined by the Absolute Maximum Ratings.

Parameter Interpretation

The parameters listed in the following partly represent the characteristics of the C167 and partly its demands on the system. To aid in interpreting the parameters right, when evaluating them for a design, they are marked in column "Symbol":

CC (Controller Characteristics):

The logic of the C167 will provide signals with the respective timing characteristics.

SR (System Requirement):

The external system must provide signals with the respective timing characteristics to the C167.

DC Characteristics

 $V_{\rm CC} = 5 \text{ V} \pm 10 \text{ %}; \qquad V_{\rm SS} = 0 \text{ V}; \qquad f_{\rm CPU} = 20 \text{ MHz}$

 $T_A = 0$ to +70 °C for SAB-C167-LM $T_A = -40$ to +85 °C for SAF-C167-LM

Parameter	Symbol	Limit Values		Unit	Test Condition	
		min.	max.			
Input low voltage	$V_{IL}SR$	- 0.5	0.2 V _{CC} - 0.1	V	-	
Input high voltage (all except RSTIN and XTAL1)	$V_{IH}SR$	0.2 V _{CC} + 0.9	$V_{\rm CC}$ + 0.5	V	_	
Input high voltage RSTIN	$V_{IH1}SR$	0.6 V _{CC}	$V_{\rm CC}$ + 0.5	V	_	
Input high voltage XTAL1	$V_{\rm IH2}$ SR	0.7 V _{CC}	$V_{\rm CC}$ + 0.5	V	_	



Parameter	Symbol	Limi	t Values	Unit	Test Condition	
		min.	max.			
Output low voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	$V_{OL}CC$	-	0.45	V	$I_{\rm OL}$ = 2.4 mA	
Output low voltage (all other outputs)	$V_{OL1}CC$	_	0.45	V	$I_{\rm OL1}$ = 1.6 mA	
Output high voltage (PORT0, PORT1, Port 4, ALE, \overline{RD} , \overline{WR} , \overline{BHE} , CLKOUT, \overline{RSTOUT})	$V_{OH}CC$	0.9 V _{CC} 2.4	_	V	$I_{\rm OH} = -500 \; \mu {\rm A}$ $I_{\rm OH} = -2.4 \; {\rm mA}$	
Output high voltage 1) (all other outputs)	$V_{OH1}CC$	0.9 V _{CC} 2.4	_	V	$I_{\rm OH} = -250 \ \mu {\rm A}$ $I_{\rm OH} = -1.6 \ {\rm mA}$	
Input leakage current (Port 5) 2)	$I_{OZ1}CC$	_	±200	nA	$0 \ V < V_{IN} < V_{CC}$	
Input leakage current (all other)	$I_{OZ2}CC$	_	±500	nA	$0 \ V < V_{IN} < V_{CC}$	
RSTIN pullup resistor	$R_{RST}CC$	50	150	kΩ	_	
Read/Write inactive current 5)	I_{RWH} 3)	_	-150	μΑ	V_{OUT} = 2.4 V	
Read/Write active current 5)	I_{RWL} 4)	-1500	_	μΑ	$V_{OUT} = V_{OLmax}$	
ALE inactive current 5)	I_{ALEL} 3)	_	150	μΑ	$V_{OUT} = V_{OLmax}$	
ALE active current 5)	I _{ALEH} 4)	2000	_	μΑ	V_{OUT} = 2.4 V	
Port 6 inactive current 5)	$I_{\rm P6H}$ 3)	_	-150	μΑ	V_{OUT} = 2.4 V	
Port 6 active current 5)	$I_{\rm P6L}$ ⁴⁾	-2000	_	μΑ	$V_{ m OUT} = V_{ m OL1max}$	
PORT0 configuration current 5)	I_{POH} 3)	_	-10	μΑ	$V_{IN} = V_{IHmin}$	
	I_{POL} 4)	-100	_	μΑ	$V_{IN} = V_{ILmax}$	
XTAL1 input current	$I_{IL}CC$	_	±20	μΑ	$0 \ V < V_{IN} < V_{CC}$	
Pin capacitance ⁶⁾ (digital inputs/outputs)	$C_{IO}CC$	_	10	pF	f = 1 MHz T_A = 25 °C	
Power supply current	$I_{\rm CC}$ CC	_	30 + 8 * f _{CPU}	mA	Reset active f _{CPU} in [MHz] ⁷⁾	
Idle mode supply current	$I_{ID}CC$	_	20 + 3 * f _{CPU}	mA	f _{CPU} in [MHz] ⁷⁾	
Power-down mode supply current	$I_{PD}CC$	_	100	μΑ	$V_{\rm CC}$ = 5.5 V $^{8)}$	



- 1) This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.
- 2) This specification does not apply to the analog input (Port 5.x) which is currently converted.
- 3) The maximum current may be drawn while the respective signal line remains inactive.
- 4) The minimum current must be drawn in order to drive the respective signal line active.
- ⁵⁾ This specification is only valid during Reset, or during Hold- or Adapt-mode. Port 6 pins are only affected, if they are used for CS output and the open drain function is not enabled.
- 6) Not 100% tested, guaranteed by design characterization.
- 7) The supply current is a function of the operating frequency. This dependency is illustrated in the figure below. These parameters are tested at 20 MHz CPU clock with all outputs open.
- All inputs (including pins configured as inputs) at 0 V to 0.1 V or at V_{CC} 0.1 V to V_{CC} , V_{REF} = 0 V, all outputs (including pins configured as outputs) disconnected.




Figure 8: Supply/Idle Current as a Function of Operating Frequency



A/D Converter Characteristics

 $V_{\rm CC} = 5 \text{ V} \pm 10 \text{ %}; \qquad V_{\rm SS} = 0 \text{ V}$

 $T_{\rm A} = 0 \text{ to } +70 \,^{\circ}{\rm C}$ for SAB-C167-LM $T_{\rm A} = -40 \text{ to } +85 \,^{\circ}{\rm C}$ for SAF-C167-LM

 $4.0 \text{ V} \le V_{\text{AREF}} \le V_{\text{CC}} + 0.1 \text{ V}$; $V_{\text{SS}} - 0.1 \text{ V} \le V_{\text{AGND}} \le V_{\text{SS}} + 0.2 \text{ V}$


Parameter	Symbol	Limit	Limit Values		Test Condition
		min.	max.		
Analog input voltage range	$V_{AIN}SR$	V_{AGND}	V_{AREF}	V	1)
Sample time	tsCC	_	2 t _{SC}		2) 4)
Conversion time	$t_{\rm C}$ CC	_	10 t _{CC} + t _S + 4TCL		3) 4)
Total unadjusted error	TUECC	_	± 2	LSB	5)
Internal resistance of reference voltage source	$R_{AREF}CC$	_	t _{CC} / 250 - 0.25	kΩ	$t_{\rm CC}$ in [ns] ^{6) 7)}
Internal resistance of analog source	$R_{ASRC}CC$	_	<i>t</i> _S / 500 - 0.25	kΩ	t _S in [ns] ^{2) 7)}
ADC input capacitance	$C_{AIN}CC$	_	50	pF	7)

- 1) V_{AIN} may exceed V_{AGND} or V_{AREF} up to the absolute maximum ratings. However, the conversion result in these cases will be X000_H or X3FF_H, respectively.
- During the sample time the input capacitance C_1 can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitors to reach their final voltage level within t_S . After the end of the sample time t_S , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_{SC} depend on programming and can be taken from the table below.
- This parameter includes the sample time t_S, the time for determining the digital result and the time to load the result register with the conversion result.
 Values for the conversion clock t_{CC} depend on programming and can be taken from the table below.
- 4) This parameter depends on the ADC control logic. It is not a real maximum value, but rather a fixum.
- TUE is tested at V_{AREF} =5.0V, V_{AGND} =0V, V_{CC} =4.8V. It is guaranteed by design characterization for all other voltages within the defined voltage range.
- ⁶⁾ During the conversion the ADC's capacitance must be repeatedly charged or discharged. The internal resistance of the reference voltage source must allow the capacitors to reach their respective voltage level within $t_{\rm CC}$. The maximum internal resistance results from the programmed conversion timing.
- 7) Not 100% tested, guaranteed by design characterization.

ADCON.15 14	Conversion clock $t_{\rm CC}$	ADCON.13 12	Sample clock $t_{\rm SC}$
00	TCL * 32	00	$t_{\rm CC}$
01	Reserved, do not use	01	t _{CC} * 2
10	TCL * 128	10	t _{CC} * 4
11	TCL * 64	11	t _{CC} * 8



Testing Waveforms



AC inputs during testing are driven at 2.4 V for a logic '1' and 0.4 V for a logic '0'. Timing measurements are made at $V_{\rm IH}$ min for a logic '1' and $V_{\rm IL}$ max for a logic '0'.

Figure 9: Input Output Waveforms




Figure 10: Float Waveforms



AC Characteristics

External Clock Drive XTAL1

 $V_{\rm CC}$ = 5 V \pm 10 %; $V_{\rm SS}$ = 0 V

 $T_{\rm A}$ = 0 to +70 °C for SAB-C167-LM $T_{\rm A}$ = -40 to +85 °C for SAF-C167-LM

Parameter	Symbol	Max. CPU Clock = 20 MHz		Variable CPU Clock 1/2TCL = 1 to 20 MHz		Unit
		min.	max.	min.	max.	
Oscillator period	TCLSR	25	25	25	500	ns
High time	t₁SR	6	_	6	_	ns
Low time	t ₂ SR	6	_	6	_	ns
Rise time	t ₃ SR	_	5	_	5	ns
Fall time	t ₄ SR	_	5	_	5	ns




Figure 11: External Clock Drive XTAL1

Memory Cycle Variables

The timing tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the programmed memory cycle. The following table describes, how these variables are to be computed.

Description	Symbol	Values
ALE Extension	t _A	TCL * <alectl></alectl>
Memory Cycle Time Waitstates	t _C	2TCL * (15 - <mctc>)</mctc>
Memory Tristate Time	t_{F}	2TCL * (1 - <mttc>)</mttc>



Multiplexed Bus

 $V_{\rm CC} = 5 \text{ V} \pm 10 \text{ %}; \qquad V_{\rm SS} = 0 \text{ V}$

 $T_A = 0$ to +70 °C for SAB-C167-LM $T_A = -40$ to +85 °C for SAF-C167-LM

 C_L (for PORT0, PORT1, Port 4, ALE, \overline{RD} , \overline{WR} , \overline{BHE} , CLKOUT) = 100 pF

 C_{\perp} (for Port 6, $\overline{\text{CS}}$) = 100 pF

ALE cycle time = 6 TCL + $2t_A$ + t_C + t_F (150 ns at 20-MHz CPU clock without waitstates)

Parameter	Symbol Max. CPU Clock = 20 MHz			Variable (1/2TCL = 1	Unit	
		min.	max.	min.	max.	
ALE high time	t ₅ CC	15 + t _A	_	TCL - 10 + t _A	_	ns
Address setup to ALE	t ₆ CC	10 + t _A	_	TCL - 15 + t _A	_	ns
Address hold after ALE	t ₇ CC	15 + t _A	_	TCL - 10 + t _A	_	ns
ALE falling edge to $\overline{\text{RD}}$, $\overline{\text{WR}}$ (with RW-delay)	t ₈ CC	15 + t _A	_	TCL - 10 + t _A	_	ns
ALE falling edge to RD, WR (no RW-delay)	t ₉ CC	-10 + t _A	_	-10 + t _A	_	ns
Address float after $\overline{RD},$ \overline{WR} (with RW-delay)	t ₁₀ CC	_	5	_	5	ns
Address float after $\overline{RD},$ \overline{WR} (no RW-delay)	t ₁₁ CC	_	30	_	TCL + 5	ns
RD, WR low time (with RW-delay)	t ₁₂ CC	40 + t _C	_	2TCL - 10 + t _C	_	ns
RD, WR low time (no RW-delay)	t ₁₃ CC	65 + t _C	_	3TCL - 10 + t _C	_	ns
RD to valid data in (with RW-delay)	t ₁₄ SR	_	25 + t _C	_	2TCL - 25 + t _C	ns
RD to valid data in (no RW-delay)	t ₁₅ SR	_	50 + t _C	_	3TCL - 25 + t _C	ns
ALE low to valid data in	t ₁₆ SR	_	50 + t _A + t _C	_	3TCL - 25 + t _A + t _C	ns
Address to valid data in	t ₁₇ SR	_	65 + 2t _A + t _C	_	4TCL - 35 + 2t _A + t _C	ns
Data hold after RD rising edge	t ₁₈ SR	0	_	0	_	ns
Data float after RD	t ₁₉ SR	_	35 + t _F	_	2TCL - 15 + t _F	ns
Data valid to WR	t ₂₂ CC	35 + t _C	_	2TCL - 15 + t _C	_	ns



Parameter	Symbol	Max. CPU Clock = 20 MHz		Variable CPU Clock 1/2TCL = 1 to 20 MHz		Unit
		min.	max.	min.	max.	
Data hold after WR	t ₂₃ CC	35 + t _F	-	2TCL - 15 + t _F	_	ns
ALE rising edge after $\overline{\text{RD}}$, $\overline{\text{WR}}$	t ₂₅ CC	35 + t _F	-	2TCL - 15 + t _F	_	ns
Address hold after $\overline{\text{RD}}$, $\overline{\text{WR}}$	t ₂₇ CC	35 + t _F	-	2TCL - 15 + t _F	_	ns
ALE falling edge to CS	t ₃₈ CC	-5 - t _A	10 - t _A	-5 - t _A	10 - t _A	ns
CS low to Valid Data In	t ₃₉ SR	_	45 + t _C + 2t _A	-	3TCL - 30 + t _C + 2t _A	ns
CS hold after RD, WR	t ₄₀ CC	60 + t _F	-	3TCL - 15 + t _F	_	ns
ALE fall. edge to RdCS, WrCS (with RW delay)	t ₄₂ CC	20 + t _A	_	TCL - 5 + t _A	_	ns
ALE fall. edge to RdCS, WrCS (no RW delay)	t ₄₃ CC	-5 + t _A	_	-5 + t _A	_	ns
Address float after RdCS, WrCS (with RW delay)	t ₄₄ CC	_	0	_	0	ns
Address float after RdCS, WrCS (no RW delay)	t ₄₅ CC	_	25	_	TCL	ns
RdCS to Valid Data In (with RW delay)	t ₄₆ SR	_	20 + t _C	_	2TCL - 30 + t _C	ns
RdCS to Valid Data In (no RW delay)	t ₄₇ SR	_	45 + t _C	_	3TCL - 30 + t _C	ns
RdCS, WrCS Low Time (with RW delay)	t ₄₈ CC	40 + t _C	_	2TCL - 10 + t _C	_	ns
RdCS, WrCS Low Time (no RW delay)	t ₄₉ CC	65 + t _C	_	3TCL - 10 + t _C	_	ns
Data valid to WrCS	t ₅₀ CC	35 + t _C	_	2TCL - 15 + t _C	_	ns
Data hold after RdCS	t ₅₁ SR	0	_	0	_	ns
Data float after RdCS	t ₅₂ SR	_	30 + t _F	_	2TCL - 20 + t _F	ns
Address hold after RdCS, WrCS	t ₅₄ CC	30 + t _F	-	2TCL - 20 + t _F	-	ns
Data hold after WrCS	t ₅₆ CC	30 + t _F	-	2TCL - 20 + t _F	_	ns




Figure 12-1: External Memory Cycle: Multiplexed Bus, With Read/Write Delay, Normal ALE




Figure 12-2: External Memory Cycle: Multiplexed Bus, With Read/Write Delay, Extended ALE




Figure 12-3: External Memory Cycle: Multiplexed Bus, No Read/Write Delay, Normal ALE




Figure 12-4: External Memory Cycle: Multiplexed Bus, No Read/Write Delay, Extended ALE



Demultiplexed Bus

 $V_{\rm CC} = 5 \text{ V} \pm 10 \text{ %}; \qquad V_{\rm SS} = 0 \text{ V}$

 $T_A = 0$ to +70 °C for SAB-C167-LM $T_A = -40$ to +85 °C for SAF-C167-LM

 C_L (for PORT0, PORT1, Port 4, ALE, \overline{RD} , \overline{WR} , \overline{BHE} , CLKOUT) = 100 pF

 C_{L} (for Port 6, \overline{CS}) = 100 pF

ALE cycle time = 4 TCL + $2t_A$ + t_C + t_F (100 ns at 20-MHz CPU clock without waitstates)

Parameter	Symbol	Max. CPU Clock = 20 MHz		Variable (1/2TCL = 1	Unit	
		min.	max.	min.	max.	
ALE high time	t ₅ CC	15 + t _A	_	TCL - 10 + t _A	_	ns
Address setup to ALE	t ₆ CC	10 + t _A	_	TCL - 15 + t _A	_	ns
ALE falling edge to $\overline{\text{RD}}$, $\overline{\text{WR}}$ (with RW-delay)	t ₈ CC	15 + t _A	_	TCL - 10 + t _A	_	ns
ALE falling edge to \overline{RD} , \overline{WR} (no RW-delay)	t ₉ CC	-10 + t _A	-	-10 + t _A	_	ns
RD, WR low time (with RW-delay)	t ₁₂ CC	40 + t _C	-	2TCL - 10 + t _C	-	ns
RD, WR low time (no RW-delay)	t ₁₃ CC	65 + t _C	-	3TCL - 10 + t _C	-	ns
RD to valid data in (with RW-delay)	t ₁₄ SR	_	25 + t _C	_	2TCL - 25 + t _C	ns
RD to valid data in (no RW-delay)	<i>t</i> ₁₅ SR	_	50 + t _C	_	3TCL - 25 + t _C	ns
ALE low to valid data in	t ₁₆ SR	_	50 + t _A + t _C	_	3TCL - 25 + t _A + t _C	ns
Address to valid data in	t ₁₇ SR	_	65 + 2t _A + t _C	-	4TCL - 35 + 2t _A + t _C	ns
Data hold after RD rising edge	t ₁₈ SR	0	-	0	_	ns
Data float after RD rising edge (with RW-delay)	<i>t</i> ₂₀ SR	_	35 + t _F	-	2TCL - 15 + t _F	ns
Data float after RD rising edge (no RW-delay)	t ₂₁ SR	_	15 + t _F	-	TCL - 10 + t _F	ns
Data valid to WR	t ₂₂ CC	35 + t _C	-	2TCL - 15 + t _C	_	ns
Data hold after WR	t ₂₄ CC	15 + t _F	_	TCL - 10 + t _F	_	ns
$\overline{ \begin{array}{c} \text{ALE rising edge after } \overline{\text{RD}}, \\ \overline{\text{WR}} \end{array} }$	t ₂₆ CC	-10 + t _F	-	-10 + t _F	_	ns



Parameter	Symbol Max. CPU Clock = 20 MHz		Variable 1/2TCL =	Unit		
		min.	max.	min.	max.	
Address hold after $\overline{RD},$ \overline{WR}	t ₂₈ CC	0 + t _F	_	0 + t _F	-	ns
ALE falling edge to CS	t ₃₈ CC	-5 - t _A	10 - t _A	-5 - t _A	10 - t _A	ns
CS low to Valid Data In	<i>t</i> ₃₉ SR	_	45 + t _C + 2t _A	_	3TCL - 30 + t _C + 2t _A	ns
$\overline{\overline{\text{CS}}}$ hold after $\overline{\text{RD}}$, $\overline{\text{WR}}$	t ₄₁ CC	10 + t _F	_	TCL - 15 + t _F	_	ns
ALE falling edge to RdCS, WrCS (with RW-delay)	t ₄₂ CC	20 + t _A	_	TCL - 5 + t _A	_	ns
ALE falling edge to RdCS, WrCS (no RW-delay)	t ₄₃ CC	-5 + t _A	_	-5 + t _A	-	ns
RdCS to Valid Data In (with RW-delay)	t ₄₆ SR	_	20 + t _C	_	2TCL - 30 + t _C	ns
RdCS to Valid Data In (no RW-delay)	t ₄₇ SR	_	45 + t _C	_	3TCL - 30 + t _C	ns
RdCS, WrCS Low Time (with RW-delay)	t ₄₈ CC	40 + t _C	_	2TCL - 10 + t _C	_	ns
RdCS, WrCS Low Time (no RW-delay)	t ₄₉ CC	65 + t _C	_	3TCL - 10 + t _C	_	ns
Data valid to WrCS	<i>t</i> ₅₀ CC	35 + t _C	_	2TCL - 15 + t _C	_	ns
Data hold after RdCS	<i>t</i> ₅₁ SR	0	_	0	_	ns
Data float after RdCS (with RW-delay)	t ₅₃ SR	_	30 + t _F	_	2TCL - 20 + t _F	ns
Data float after RdCS (no RW-delay)	t ₆₈ SR	_	5 + t _F	_	TCL - 20 + t _F	ns
Address hold after RdCS, WrCS	t ₅₅ CC	-15 + t _F	_	-15 + t _F	_	ns
Data hold after WrCS	t ₅₇ CC	10 + t _F	_	TCL - 15 + t _F	-	ns




Figure 13-1: External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Normal ALE




Figure 13-2: External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Extended ALE




Figure 13-3: External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Normal ALE




Figure 13-4: External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Extended ALE



CLKOUT and READY

 $V_{\rm CC} = 5 \text{ V} \pm 10 \text{ %}; \qquad V_{\rm SS} = 0 \text{ V}$

 T_A = 0 to +70 °C for SAB-C167-LM T_A = -40 to +85 °C for SAF-C167-LM

 C_L (for PORT0, PORT1, Port 4, ALE, \overline{RD} , \overline{WR} , \overline{BHE} , CLKOUT) = 100 pF

 C_{\perp} (for Port 6, $\overline{\text{CS}}$) = 100 pF

Parameter	- 3		CPU Clock 20 MHz	Variable CPU Clock 1/2TCL = 1 to 20 MHz		Unit
		min.	max.	min.	max.	
CLKOUT cycle time	t ₂₉ CC	50	50	2TCL	2TCL	ns
CLKOUT high time	t ₃₀ CC	20	_	TCL - 5	_	ns
CLKOUT low time	t ₃₁ CC	15	_	TCL - 10	_	ns
CLKOUT rise time	t ₃₂ CC	_	5	_	5	ns
CLKOUT fall time	t ₃₃ CC	_	5	_	5	ns
CLKOUT rising edge to ALE falling edge	t ₃₄ CC	$0 + t_A$	10 + t _A	$0 + t_A$	10 + t _A	ns
Synchronous READY setup time to CLKOUT	t ₃₅ SR	15	_	15	_	ns
Synchronous READY hold time after CLKOUT	t ₃₆ SR	5	_	5	_	ns
Asynchronous READY low time	t ₃₇ SR	65	_	2TCL + 15	_	ns
Asynchronous READY setup time 1)	t ₅₈ SR	15	_	15	_	ns
Asynchronous READY hold time 1)	t ₅₉ SR	0	_	0	_	ns
Async. READY hold time after RD, WR high (Demultiplexed Bus) 2)	<i>t</i> ₆₀ SR	0	$0 + 2t_A + t_F$	0	TCL - 25 + 2t _A + t _F 2)	ns

¹⁾ These timings are given for test purposes only, in order to assure recognition at a specific clock edge.

Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This adds even more time for deactivating READY. The 2t_A refer to the next following bus cycle.




Figure 14: CLKOUT and READY

- 1) Cycle as programmed, including MCTC waitstates (Example shows 0 MCTC WS).
- ²⁾ The leading edge of the respective command depends on RW-delay.
- READY sampled HIGH at this sampling point generates a READY controlled waitstate, READY sampled LOW at this sampling point terminates the currently running bus cycle.
- READY may be deactivated in response to the trailing (rising) edge of the corresponding command (RD or WR).
- ⁵⁾ If the Asynchronous $\overline{\text{READY}}$ signal does not fulfill the indicated setup and hold times with respect to CLKOUT (eg. because CLKOUT is not enabled), it must fulfill t_{37} in order to be safely synchronized. This is guaranteed, if $\overline{\text{READY}}$ is removed in reponse to the command (see Note ⁴⁾).
- ⁶⁾ Multiplexed bus modes have a MUX waitstate added after a bus cycle, and an additional MTTC waitstate may be inserted here.
 - For a multiplexed bus with MTTC waitstate this delay is 2 CLKOUT cycles, for a demultiplexed bus without MTTC waitstate this delay is zero.
- 7) The next external bus cycle may start here.



External Bus Arbitration

 $V_{\rm CC} = 5 \text{ V} \pm 10 \text{ %}; \qquad V_{\rm SS} = 0 \text{ V}$

 $T_{\rm A}$ = 0 to +70 °C for SAB-C167-LM $T_{\rm A}$ = -40 to +85 °C for SAF-C167-LM

 C_L (for PORT0, PORT1, Port 4, ALE, \overline{RD} , \overline{WR} , \overline{BHE} , CLKOUT) = 100 pF

 C_L (for Port 6, \overline{CS}) = 100 pF

Parameter	Symbol		CPU Clock 20 MHz	Variable CPU Clock 1/2TCL = 1 to 20 MHz		Unit
		min.	max.	min.	max.	
HOLD input setup time to CLKOUT	t ₆₁ SR	20	_	20	-	ns
CLKOUT to HLDA high or BREQ low delay	t ₆₂ CC	_	20	_	20	ns
CLKOUT to HLDA low or BREQ high delay	t ₆₃ CC	_	20	-	20	ns
CSx release	t ₆₄ CC	_	20	_	20	ns
CSx drive	t ₆₅ CC	-5	25	-5	25	ns
Other signals release	t ₆₆ CC	_	20	_	20	ns
Other signals drive	t ₆₇ CC	-5	25	-5	25	ns




Figure 15: External Bus Arbitration, Releasing the Bus

- 1) The C167 will complete the currently running bus cycle before granting bus access.
- 2) This is the first possibility for $\overline{\mathsf{BREQ}}$ to get active.
- 3) The $\overline{\text{CS}}$ outputs will be resistive high (pullup) after t_{64} .




Figure 16: External Bus Arbitration, (Regaining the Bus)

- This is the last chance for BREQ to trigger the indicated regain-sequence.

 Even if BREQ is activated earlier, the regain-sequence is initiated by HOLD going high. Please note that HOLD may also be deactivated without the C167 requesting the bus.
- 2) The next C167 driven bus cycle may start here.