


# CD40174BM/CD40174BC Hex D Flip-Flop CD40175BM/CD40175BC Quad D Flip-Flop

## General Description

The CD40174B consists of six positive-edge triggered D-type flip-flops; the true output from each flip-flop are externally available. The CD40175B consists of four positive-edge triggered D-type flip-flops; both the true and complement outputs from each flip-flop are externally available.

All flip-flops are controlled by a common clock and a common clear. Information at the D inputs meeting the set-up time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. The clearing operation, enabled by a negative pulse at Clear input, clears all Q outputs to logical "0" and  $\bar{Q}$ 's (CD40175B only) to logical "1."


## Connection Diagrams



All inputs are protected from static discharge by diode clamps to V<sub>DD</sub> and V<sub>SS</sub>.

## Features

- Wide supply voltage range 3V to 15V
- High noise immunity 0.45 V<sub>DD</sub> (typ.)
- Low power TTL fan out of 2 driving 74L
- Compatibility compatibility driving 74LS
- Equivalent to MC14174B, MC14175B
- Equivalent to MM74C174, MM74C175



## Truth Table

INPUTS			OUTPUTS	
CLEAR	CLOCK	D	Q	$\bar{Q}$
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	H	X	NC	NC
H	L	X	NC	NC

H = High level

L = Low level


X = Irrelevant

↑ = Transition from low to high level

NC = No change

\* =  $\bar{Q}$  for CD40175B only

## Switching Time Waveforms



**Absolute Maximum Ratings**

(Notes 1 and 2)

V <sub>DD</sub> dc Supply Voltage	-0.5 to +18 V <sub>DC</sub>
V <sub>IN</sub> Input Voltage	-0.5 to V <sub>DD</sub> + 0.5 V <sub>DC</sub>
T <sub>S</sub> Storage Temperature Range	-65°C to +150°C
P <sub>D</sub> Package Dissipation	500 mW
T <sub>L</sub> Lead Temperature, (Soldering, 10 seconds)	300°C

**Recommended Operating Conditions**

(Note 2)

V <sub>DD</sub> dc Supply Voltage	3 to 15 V <sub>DC</sub>
V <sub>IN</sub> Input Voltage	0 to V <sub>DD</sub> V <sub>DC</sub>
T <sub>A</sub> Operating Temperature Range	-55°C to +125°C
CD40XXXBM	-40°C to +85°C

**DC Electrical Characteristics** CD40174BM/CD40175BM (Note 2)

PARAMETER	CONDITIONS	-55°C		25°C			125°C		UNITS
		MIN	MAX	MIN	TYP	MAX	MIN	MAX	
I <sub>DD</sub> Quiescent Device Current	V <sub>DD</sub> = 5V		1.0			1.0		30	μA
	V <sub>DD</sub> = 10V		2.0			2.0		60	μA
	V <sub>DD</sub> = 15V		4.0			4.0		120	μA
V <sub>OOL</sub> Low Level Output Voltage	I <sub>O</sub>   < 1μA								
	V <sub>DD</sub> = 5V		0.05			0.05		0.05	V
	V <sub>DD</sub> = 10V		0.05			0.05		0.05	V
V <sub>OIH</sub> High Level Output Voltage	V <sub>DD</sub> = 15V		0.05			0.05		0.05	V
	I <sub>O</sub>   < 1μA								
	V <sub>DD</sub> = 5V	4.95		4.95	5		4.95		V
V <sub>IIL</sub> Low Level Input Voltage	V <sub>DD</sub> = 10V	9.95		9.95	10		9.95		V
	V <sub>DD</sub> = 15V	14.95		14.95	15		14.95		V
	V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.5V or 4.5V		1.5			1.5		1.5	V
V <sub>IIL</sub> High Level Input Voltage	V <sub>DD</sub> = 10V, V <sub>O</sub> = 1V or 9V	3.0			3.0		3.0		V
	V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V or 13.5V	4.0			4.0		4.0		V
	V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.5V or 4.5V	3.5		3.5			3.5		V
I <sub>OOL</sub> Low Level Output Current	V <sub>DD</sub> = 10V, V <sub>O</sub> = 0.5V	1.6		1.3	2.25		0.9		mA
	V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V	4.2		3.4	8.8		2.4		mA
	V <sub>DD</sub> = 5V, V <sub>O</sub> = 4.6V	-0.64		-0.51	-0.88		-0.36		mA
I <sub>OIH</sub> High Level Output Current	V <sub>DD</sub> = 10V, V <sub>O</sub> = 9.5V	-1.6		-1.3	-2.25		-0.9		mA
	V <sub>DD</sub> = 15V, V <sub>O</sub> = 13.5V	-4.2		-3.4	-8.8		-2.4		mA
I <sub>IN</sub> Input Current	V <sub>DD</sub> = 15V, V <sub>IN</sub> = 0V		-0.1		-10 <sup>-5</sup>			-1.0	μA
	V <sub>DD</sub> = 15V, V <sub>IN</sub> = 15V		0.1		10 <sup>-5</sup>			1.0	μA

**DC Electrical Characteristics** CD40174BC/CD40175BC (Note 2)

PARAMETER	CONDITIONS	-40°C		25°C			85°C		UNITS
		MIN	MAX	MIN	TYP	MAX	MIN	MAX	
I <sub>DD</sub> Quiescent Device Current	V <sub>DD</sub> = 5V		4			4		30	μA
	V <sub>DD</sub> = 10V		8			8		60	μA
	V <sub>DD</sub> = 15V		16			16		120	μA
V <sub>OOL</sub> Low Level Output Voltage	V <sub>DD</sub> = 5V	0.05			0.05		0.05		V
	V <sub>DD</sub> = 10V	0.05			0.05		0.05		V
	V <sub>DD</sub> = 15V	0.05			0.05		0.05		V
V <sub>OIH</sub> High Level Output Voltage	V <sub>DD</sub> = 5V	4.95		4.95	5		4.95		V
	V <sub>DD</sub> = 10V	9.95		9.95	10		9.95		V
	V <sub>DD</sub> = 15V	14.95		14.95	15		14.95		V
V <sub>IIL</sub> Low Level Input Voltage	V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.5V or 4.5V		1.5			1.5		1.5	V
	V <sub>DD</sub> = 10V, V <sub>O</sub> = 1V or 9V	3.0			3.0		3.0		V
	V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V or 13.5V	4.0			4.0		4.0		V
V <sub>IIL</sub> High Level Input Voltage	V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.5V or 4.5V	3.5		3.5			3.5		V
	V <sub>DD</sub> = 10V, V <sub>O</sub> = 1V or 9V	7.0		7.0			7.0		V
	V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V or 13.5V	11.0		11.0			11.0		V
I <sub>OOL</sub> Low Level Output Current	V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.4V	0.52		0.44	0.88		0.36		mA
	V <sub>DD</sub> = 10V, V <sub>O</sub> = 0.5V	1.3		1.1	2.25		0.9		mA
	V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V	3.6		8.0	8.8		2.4		mA
I <sub>OIH</sub> High Level Output Current	V <sub>DD</sub> = 5V, V <sub>O</sub> = 4.6V	-0.52		-0.41	-0.88		-0.36		mA
	V <sub>DD</sub> = 10V, V <sub>O</sub> = 9.5V	-1.3		-1.1	-2.25		-0.9		mA
	V <sub>DD</sub> = 15V, V <sub>O</sub> = 13.5V	-3.6		-8.0	-8.8		-2.4		mA
I <sub>IN</sub> Input Current	V <sub>DD</sub> = 15V, V <sub>IN</sub> = 0V		-0.30		-10 <sup>-5</sup>		-0.30		μA
	V <sub>DD</sub> = 15V, V <sub>IN</sub> = 15V		0.30		10 <sup>-5</sup>		0.30		μA

**AC Electrical Characteristics**  $T_A = 25^\circ\text{C}$ ,  $C_L = 50\text{ pF}$ ,  $R_L = 200\text{ k}\Omega$ , and  $t_r = t_f = 20\text{ ns}$ ,  
unless otherwise specified

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
$t_{PHL}$ or $t_{PLH}$	Propagation Delay Time to a Logical "0" or Logical "1" from Clock to Q or $\bar{Q}$ (CD40175 Only)	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		190 75 60	300 110 90	ns ns ns
	Propagation Delay Time to a Logical "0" from Clear to Q	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		180 70 60	300 110 90	ns ns ns
	Propagation Delay Time to a Logical "1" from Clear to $\bar{Q}$ (CD40175 Only)	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		230 90 75	400 150 120	ns ns ns
$t_{SU}$	Time Prior to Clock Pulse that Data must be Present	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$	100 40 35	45 16 13		ns ns ns
	Time after Clock Pulse that Data must be Held	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		-11 -4 -3	0 0 0	ns ns ns
	Transition Time	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		100 50 40	200 100 80	ns ns ns
$t_{WH}, t_{WL}$	Minimum Clock Pulse Width	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		130 45 40	250 100 80	ns ns ns
	Minimum Clear Pulse Width	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		120 45 40	250 100 80	ns ns ns
	Maximum Clock Rise Time	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$	15 5.0 5.0	450 125 125		$\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$
$t_{fCL}$	Maximum Clock Fall Time	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$	15 5.0 5	50 50 50		$\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$
	Maximum Clock Frequency	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$	2.0 5.0 6.0	3.5 10 12		MHz MHz MHz
	Input Capacitance	Clear Input, Other Input		10 5.0	15 7.5	pF pF
$C_{PD}$	Power Dissipation	Per Package, (Note 3)		130		pF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

Note 2:  $V_{SS} = 0\text{V}$  unless otherwise specified.

Note 3:  $C_{PD}$  determines the no load ac power consumption of any CMOS device. For complete explanation, see 54C/74C Family Characteristics application note, AN-90.