



CD4046BM/CD4046BC Micropower Phase-Locked Loop

General Description

The CD4046B micropower phase-locked loop (PLL) consists of a low power, linear, voltage-controlled oscillator (VCO), a source follower, a zener diode, and two phase comparators. The two phase comparators have a common signal input and a common comparator input. The signal input can be directly coupled for a large voltage signal, or capacitively coupled to the self-biasing amplifier at the signal input for a small voltage signal.

Phase comparator I, an exclusive OR gate, provides a digital error signal (phase comp. I Out) and maintains 90° phase shifts at the VCO center frequency. Between signal input and comparator input (both at 50% duty cycle), it may lock onto the signal input frequencies that are close to harmonics of the VCO center frequency.

Phase comparator II is an edge-controlled digital memory network. It provides a digital error signal (phase comp. II Out) and lock-in signal (phase pulses) to indicate a locked condition and maintains a 0° phase shift between signal input and comparator input.

The linear voltage-controlled oscillator (VCO) produces an output signal (VCO Out) whose frequency is determined by the voltage at the VCO_{IN} input, and the capacitor and resistors connected to pin C1_A, C1_B, R1 and R2.

The source follower output of the VCO_{IN} (demodulator Out) is used with an external resistor of 10kΩ or more.

The INHIBIT input, when high, disables the VCO and source follower to minimize standby power consumption. The zener diode is provided for power supply regulation, if necessary.

Features

- Wide supply voltage range 3.0V to 18V
- Low dynamic power consumption 70μW (typ.) at $f_0 = 10 \text{ kHz}$, $V_{DD} = 5 \text{ V}$
- VCO frequency 1.3 MHz (typ.) at $V_{DD} = 10 \text{ V}$
- Low frequency drift with temperature 0.06%/°C at $V_{DD} = 10 \text{ V}$
- High VCO linearity 1% (typ.)

Applications

- FM demodulator and modulator
- Frequency synthesis and multiplication
- Frequency discrimination
- Data synchronization and conditioning
- Voltage-to-frequency conversion
- Tone decoding
- FSK modulation
- Motor speed control

Block and Connection Diagrams




FIGURE 1

Absolute Maximum Ratings

(Notes 1 and 2)

V _{DD} DC Supply Voltage	-0.5 to +18 V _{DC}
V _{IN} Input Voltage	-0.5 to V _{DD} + 0.5 V _{DC}
T _S Storage Temperature Range	-65°C to +150°C
P _D Package Dissipation	500 mW
T _L Lead Temperature (Soldering, 10 seconds)	300°C

Recommended Operating Conditions

(Note 2)

V _{DD} DC Supply Voltage	3 to 15 V _{DC}
V _{IN} Input Voltage	0 to V _{DD} V _{DC}
T _A Operating Temperature Range	-55°C to +125°C
CD4046BM	-55°C to +125°C
CD4046BC	-40°C to +85°C

DC Electrical Characteristics CD4046BM (Note 2)

Parameter	Conditions	-55°C		25°C			125°C		Units
		Min	Max	Min	Typ	Max	Min	Max	
I _{DD} Quiescent Device Current	PIN 5 = V _{DD} , PIN 14 = V _{DD} , PIN 3, 9 = V _{SS} V _{DD} = 5 V		5		0.005	5		150	μA
	V _{DD} = 10 V		10		0.01	10		300	μA
	V _{DD} = 15 V		20		0.015	20		600	μA
	PIN 5 = V _{DD} , PIN 14 = Open PIN 3, 2 = V _{SS} V _{DD} = 5 V		45		5	35		185	μA
	V _{DD} = 10 V		450		20	350		650	μA
	V _{DD} = 15 V		1200		50	900		1500	μA
V _{OL} Low Level Output Voltage	V _{DD} = 5 V		0.05		0	0.05		0.05	V
	V _{DD} = 10 V		0.05		0	0.05		0.05	V
	V _{DD} = 15 V		0.05		0	0.05		0.05	V
V _{OH} High Level Output Voltage	V _{DD} = 5 V	4.95		4.95	5		4.95		V
	V _{DD} = 10 V	9.95		9.95	10		9.95		V
	V _{DD} = 15 V	14.95		14.95	15		14.95		V
V _{IL} Low Level Input Voltage Comparator and Signal In	V _{DD} = 5 V, V _O = 0.5 V or 4.5 V		1.5		2.25	1.5		1.5	V
	V _{DD} = 10 V, V _O = 1 V or 9 V		3.0		4.5	3.0		3.0	V
	V _{DD} = 15 V, V _O = 1.5 V or 13.5 V		4.0		6.25	4.0		4.0	V
V _{IH} High Level Input Voltage Comparator and Signal In	V _{DD} = 5 V, V _O = 0.5 V or 4.5 V	3.5		3.5	2.75		3.5		V
	V _{DD} = 10 V, V _O = 1 V or 9 V	7.0		7.0	5.5		7.0		V
	V _{DD} = 15 V, V _O = 1.5 V or 13.5 V	11.0		11.0	8.25		11.0		V
I _{OL} Low Level Output Current	V _{DD} = 5 V, V _O = 0.4 V	0.64		0.51	0.88		0.36		mA
	V _{DD} = 10 V, V _O = 0.5 V	1.6		1.3	2.25		0.9		mA
	V _{DD} = 15 V, V _O = 1.5 V	4.2		3.4	8.8		2.4		mA
I _{OH} High Level Output Current	V _{DD} = 5 V, V _O = 4.6 V	-0.64		-0.51	-0.88		-0.36		mA
	V _{DD} = 10 V, V _O = 9.5 V	-1.6		-1.3	-2.25		-0.9		mA
	V _{DD} = 15 V, V _O = 13.5 V	-4.2		-3.4	-8.8		-2.4		mA
I _{IN} Input Current	All Inputs Except Signal Input V _{DD} = 14 V, V _{IN} = 0 V	-0.1			-10 ⁻⁵	-0.1	-1.0		μA
	V _{DD} = 15 V, V _{IN} = 15 V	0.1			10 ⁻⁵	0.1	1.0		μA
C _{IN} Input Capacitance	Any Input, (Note 3)						7.5		pF
P _T Total Power Dissipation	f _o = 10 kHz, R ₁ = 1 MΩ R ₂ = ∞, V _{COIN} = V _{DD} /2				0.07				mW
	V _{DD} = 5 V								mW
	V _{DD} = 10 V				0.6				mW
	V _{DD} = 15 V				2.4				mW

DC Electrical Characteristics CD4046BC (Note 2)

CD4046BM/CD4046BC

Parameter	Conditions	-40°C		25°C			85°C		Units
		Min	Max	Min	Typ	Max	Min	Max	
I _{DD} Quiescent Device Current	PIN 5 = V _{DD} , PIN 14 = V _{DD} , PIN 3,9 = V _{SS} V _{DD} = 5V		20		0.005	20		150	μA
	V _{DD} = 10V		40		0.01	40		300	μA
	V _{DD} = 15V		80		0.015	80		600	μA
	PIN 5 = V _{DD} , PIN 14 = Open, * PIN 3,9 = V _{SS} V _{DD} = 5V		70		5	55		205	μA
	V _{DD} = 10V		530		20	410		710	μA
	V _{DD} = 15V		1500		50	1200		1800	μA
	V _{DD} = 5V								
	V _{DD} = 10V								
	V _{DD} = 15V								
V _{OL} Low Level Output Voltage	V _{DD} = 5V		0.05		0	0.05		0.05	V
	V _{DD} = 10V		0.05		0	0.05		0.05	V
	V _{DD} = 15V		0.05		0	0.05		0.05	V
V _{OH} High Level Output Voltage	V _{DD} = 5V	4.95		4.95	5		4.95		V
	V _{DD} = 10V	9.95		9.95	10		9.95		V
	V _{DD} = 15V	14.95		14.95	15		14.95		V
V _{IL} Low Level Input Voltage Comparator and Signal In	V _{DD} = 5V, V _O = 0.5V or 4.5V		1.5		2.25	1.5		1.5	V
	V _{DD} = 10V, V _O = 1V or 9V		3.0		4.5	3.0		3.0	V
	V _{DD} = 15V, V _O = 1.5V or 13.5V		4.0		6.25	4.0		4.0	V
V _{IH} High Level Input Voltage Comparator and Signal In	V _{DD} = 5V, V _O = 0.5V or 4.5V	3.5		3.5	2.75		3.5		V
	V _{DD} = 10V, V _O = 1V or 9V	7.0		7.0	5.5		7.0		V
	V _{DD} = 15V, V _O = 1.5V or 13.5V	11.0		11.0	8.25		11.0		V
I _{OL} Low Level Output Current	V _{DD} = 5V, V _O = 0.4V	0.52		0.44	0.88		0.36		mA
	V _{DD} = 10V, V _O = 0.5V	1.3		1.1	2.25		0.9		mA
	V _{DD} = 15V, V _O = 1.5V	3.6		3.0	8.8		2.4		mA
I _{OH} High Level Output Current	V _{DD} = 5V, V _O = 4.6V	-0.52		-0.44	-0.88		-0.36		mA
	V _{DD} = 10V, V _O = 9.5V	-1.3		-1.1	-2.25		-0.9		mA
	V _{DD} = 15V, V _O = 13.5V	-3.6		-3.0	-8.8		-2.4		mA
I _{IN} Input Current	All Inputs Except Signal Input V _{DD} = 15V, V _{IN} = 0V		-0.3		-10 ⁻⁵	-0.3		-1.0	μA
	V _{DD} = 15V, V _{IN} = 15V		0.3		10 ⁻⁵	0.3		1.0	μA
C _{IN} Input Capacitance	Any Input, (Note 3)					7.5			pF
P _T Total Power Dissipation	f _O = 10 kHz, R ₁ = 1 MΩ R ₂ = ∞, V _{COIN} = V _{DD} /2 V _{DD} = 5V				0.07				mW
	V _{DD} = 10V				0.6				mW
	V _{DD} = 15V				2.4				mW

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

Note 2: V_{SS} = 0V unless otherwise specified.

Note 3: Capacitance is guaranteed by periodic testing.

AC Electrical Characteristics CD4046BM/CD4046BC $T_A = 25^\circ\text{C}$, $C_L = 50\text{ pF}$

Parameter	Conditions	Min	Typ	Max	Units
VCO Section					
Operating Current I_{DD}	$f_o = 10\text{ kHz}$, $R1 = 1\text{ M}\Omega$ $R2 = \infty$, $V_{COIN} = V_{DD}/2$ $V_{DD} = 5\text{ V}$ $V_{DD} = 10\text{ V}$ $V_{DD} = 15\text{ V}$		20 90 200		μA μA μA
f_{MAX} = Maximum Operating Frequency	$C1 = 50\text{ pF}$, $41 = 10\text{ k}\Omega$, $R2 = \infty$, $V_{COIN} = V_{DD}$ $V_{DD} = 5\text{ V}$ $V_{DD} = 10\text{ V}$ $V_{DD} = 15\text{ V}$	0.4 0.6 1.0	0.8 1.2 1.6		MHz MHz MHz
Linearity	$V_{COIN} = 2.5\text{ V} \pm 0.3\text{ V}$, $R1 \geq 10\text{ k}\Omega$, $V_{DD} = 5\text{ V}$ $V_{COIN} = 5\text{ V} \pm 2.5\text{ V}$, $R1 \geq 400\text{ k}\Omega$, $V_{DD} = 10\text{ V}$ $V_{COIN} = 7.5\text{ V} \pm 5\text{ V}$, $R1 \geq 1\text{ M}\Omega$, $V_{DD} = 15\text{ V}$		1 1 1		% % %
Temperature-Frequency Stability No Frequency Offset, $f_{MIN} = 0$	$\% / ^\circ\text{C} \propto 1/f$, V_{DD} $R2 = \infty$ $V_{DD} = 5\text{ V}$ $V_{DD} = 10\text{ V}$ $V_{DD} = 15\text{ V}$		0.12–0.24 0.04–0.08 0.015–0.03		$\% / ^\circ\text{C}$ $\% / ^\circ\text{C}$ $\% / ^\circ\text{C}$
Frequency Offset, $f_{MIN} \neq 0$	$V_{DD} = 5\text{ V}$ $V_{DD} = 10\text{ V}$ $V_{DD} = 15\text{ V}$		0.06–0.12 0.05–0.1 0.03–0.06		$\% / ^\circ\text{C}$ $\% / ^\circ\text{C}$ $\% / ^\circ\text{C}$
V_{COIN} Input Resistance (V_{COIN})	$V_{DD} = 5\text{ V}$ $V_{DD} = 10\text{ V}$ $V_{DD} = 15\text{ V}$		10^6 10^6 10^6		$\text{M}\Omega$ $\text{M}\Omega$ $\text{M}\Omega$
VCO Output Duty Cycle	$V_{DD} = 5\text{ V}$ $V_{DD} = 10\text{ V}$ $V_{DD} = 15\text{ V}$		50 50 50		% % %
t_{THL} VCO Output Transition Time	$V_{DD} = 5\text{ V}$		90	200	ns
t_{THL}	$V_{DD} = 10\text{ V}$ $V_{DD} = 15\text{ V}$		50 45	100 80	ns ns
Phase Comparators Section					
R_{IN} Input Resistance Signal Input	$V_{DD} = 5\text{ V}$ $V_{DD} = 10\text{ V}$ $V_{DD} = 15\text{ V}$	1 0.2 0.1	3 0.7 0.3		$\text{M}\Omega$ $\text{M}\Omega$ $\text{M}\Omega$
Comparator Input	$V_{DD} = 5\text{ V}$ $V_{DD} = 10\text{ V}$ $V_{DD} = 15\text{ V}$		10^6 10^6 10^6		$\text{M}\Omega$ $\text{M}\Omega$ $\text{M}\Omega$
AC-Coupled Signal Input Voltage Sensitivity	$C_{SERIES} = 1000\text{ pF}$ $f = 50\text{ kHz}$ $V_{DD} = 5\text{ V}$ $V_{DD} = 10\text{ V}$ $V_{DD} = 15\text{ V}$		200 400 700	400 800 1400	mV mV mV
Demodulator Output					
Offset Voltage ($V_{COIN} - V_{DEM}$)	$R_S \geq 10\text{ k}\Omega$, $V_{DD} = 5\text{ V}$ $R_S \geq 10\text{ k}\Omega$, $V_{DD} = 10\text{ V}$ $R_S \geq 50\text{ k}\Omega$, $V_{DD} = 15\text{ V}$		1.50 1.50 1.50	2.2 2.2 2.2	V V V
Linearity	$R_S \geq 50\text{ k}\Omega$ $V_{COIN} = 2.5 \pm 0.3\text{ V}$, $V_{DD} = 5\text{ V}$ $V_{COIN} = 5 \pm 2.5\text{ V}$, $V_{DD} = 10\text{ V}$ $V_{COIN} = 7.5 \pm 5\text{ V}$, $V_{DD} = 15\text{ V}$		0.1 0.6 0.8		% % %
Zener Diode					
V_Z Zener Diode Voltage CD4046BM CD4046BC	$I_Z = 50\text{ }\mu\text{A}$	6.7 6.3	7.0 7.0	7.3 7.7	V V
R_Z Zener Dynamic Resistance	$I_Z = 1\text{ mA}$		100		Ω

Phase Comparator State Diagrams




FIGURE 2

Typical Waveforms




FIGURE 3. Typical Waveform Employing Phase Comparator I in Locked Condition




FIGURE 4. Typical Waveform Employing Phase Comparator II in Locked Condition

Typical Performance Characteristics

Typical Center Frequency vs
C1 for R1 = 10 k Ω , 100 k Ω
and 1 M Ω




FIGURE 5a

Typical Frequency Offset vs
C1 for R2 = 10 k Ω , 100 k Ω
and 1 M Ω




FIGURE 5b

Typical f_{MAX}/f_{MIN} vs
R2/R1




FIGURE 5c

Typical VCO Power Dissipation
at Center Frequency vs R1




FIGURE 6a

Typical VCO Power Dissipation
at f_{MIN} vs R2




FIGURE 6b

Typical Source Follower
Power Dissipation vs R_S




FIGURE 6c

Typical VCO Linearity vs
R1 and C1










FIGURE 7

Note. To obtain approximate total power dissipation of PLL system for no-signal input: Phase Comparator I, $P_D(\text{Total}) = P_D(f_0) + P_D(f_{MIN}) + P_D(R_S)$; Phase Comparator II, $P_D(\text{Total}) = P_D(f_{MIN})$.

Design Information

This information is a guide for approximating the value of external components for the CD4046B in a phase-locked-loop system. The selected external components must be within the following ranges: $R_1, R_2 \geq 10 \text{ k}\Omega$, $R_S \geq 10 \text{ k}\Omega$, $C_1 \geq 50 \text{ pF}$.

In addition to the given design information, refer to *Figure 5* for R_1 , R_2 and C_1 component selections.

CHARACTERISTICS	USING PHASE COMPARATOR I		USING PHASE COMPARATOR II	
	VCO WITHOUT OFFSET R2 = ∞	VCO WITH OFFSET	VCO WITHOUT OFFSET R2 = ∞	VCO WITH OFFSET
VCO Frequency				
For No Signal Input	VCO in PLL system will adjust to center frequency, f ₀		VCO in PLL system will adjust to lowest operating frequency, f _{min}	
Frequency Lock Range, 2 f _L	2 f _L = full VCO frequency range 2 f _L = f _{max} - f _{min}			
Frequency Capture Range, 2f _C	 $2 f_C \approx \frac{1}{\pi} \sqrt{\frac{2 \pi f_L}{\tau}}$		f _C = f _L	
Loop Filter Component Selection	 For 2 f_C, see Ref.			
Phase Angle Between Signal and Comparator	90° at center frequency (f ₀), approximating 0° and 180° at ends of lock range (2 f _L)		Always 0° in lock	
Locks on Harmonics of Center Frequency	Yes		No	
Signal Input Noise Rejection	High		Low	
VCO Component Selection	–Given: f₀ –Use f₀ with <i>Figure 5a</i> to determine R1 and C1	–Given: f₀ and f_L –Calculate f_{min} from the equation $f_{min} = f_0 - f_L$ –Use f_{min} with <i>Figure 5b</i> to determine R2 and C1 –Calculate $\frac{f_{max}}{f_{min}}$ from the equation $\frac{f_{max}}{f_{min}} = \frac{f_0 + f_L}{f_0 - f_L}$ –Use $\frac{f_{max}}{f_{min}}$ with <i>Figure 5c</i> to determine ratio R2/ R1 to obtain R1	–Given: f_{max} –Calculate f₀ from the equation $f_0 = \frac{f_{max}}{2}$ –Use f₀ with <i>Figure 5a</i> to determine R1 and C1	–Given: f_{min} and f_{max} –Use f_{min} with <i>Figure 5b</i> to determine R2 and C1 –Calculate $\frac{f_{max}}{f_{min}}$ –Use $\frac{f_{max}}{f_{min}}$ with <i>Figure 5c</i> to determine ratio R2/ R1 to obtain R1

REF. G.S. Moschytz, "Miniaturized RC Filters Using Phase-Locked Loop", BSTJ, May, 1965.
 Floyd Gardner, "Phaselock Techniques," John Wiley & Sons, 1966.