

CD4514BM/CD4514BC, CD4515BM/CD4515BC 4-Bit Latched/4-to-16 Line Decoders

General Description



The CD4514B and CD4515B are 4-to-16 line decoders with latched inputs implemented with complementary MOS (CMOS) circuits constructed with N- and P-channel enhancement mode transistors. These circuits are primarily used in decoding applications where low power dissipation and/or high noise immunity is required.

The CD4514B (output active high option) presents a logical "1" at the selected output, whereas the CD4515B presents a logical "0" at the selected output. The input latches are R-S type flip-flops, which hold the last input data presented prior to the strobe transition from "1" to "0". This input data is decoded and the corresponding output is activated. An output inhibit line is also available.

Features

- Wide supply voltage range 3.0V to 15V
- High noise immunity 0.45 V_{DD} (typ.)
- Low power TTL compatibility fan out of 2 driving 74L
- Low quiescent power dissipation 0.025 μW/package (typ.) @ 5.0 V_{DC}
- Single supply operation
- Input impedance = $10^{12}\Omega$ typically
- Plug-in replacement for MC14514, MC14515

Logic and Connection Diagrams



Absolute Maximum Ratings

(Notes 1 and 2)

V _{DD} DC Supply Voltage	-0.5V to +18V
V _{IN} Input Voltage	-0.5V to V _{DD} + 0.5V
T _S Storage Temperature Range	-65°C to +150°C
P _D Package Dissipation	500 mW
T _L Lead Temperature (Soldering, 10 seconds)	300°C

Recommended Operating Conditions

(Note 2)

V _{DD} DC Supply Voltage	3V to 15V
V _{IN} Input Voltage	0 to V _{DD}
T _A Operating Temperature Range	-55°C to +125°C
CD4514BM, CD4515BM	-40°C to +85°C
CD4514BC, CD4515BC	

DC Electrical Characteristics CD4514BM, CD4515BM (Note 2)

PARAMETER	CONDITIONS	-55°C		25°C		125°C		UNITS		
		MIN	MAX	MIN	TYP	MAX	MIN			
I _{DD}	Quiescent Device Current	V _{DD} = 5V		5.0		0.005	5.0		150	μA
		V _{DD} = 10V		10.0		0.010	10.0		300	μA
		V _{DD} = 15V		20.0		0.015	20.0		600	μA
V _{OL}	Low Level Output Voltage	V _{IH} = V _{DD} , I _O < 1 μA								
		V _{DD} = 5V, V _{IL} = 0V	0.05		0	0.05		0.05	V	
		V _{DD} = 10V	0.05		0	0.05		0.05	V	
		V _{DD} = 15V	0.05		0	0.05		0.05	V	
V _{OH}	High Level Output Voltage	V _{IH} = V _{DD} , I _O < 1 μA								
		V _{DD} = 5V, V _{IL} = 0V	4.95		4.95	5.0		4.95	V	
		V _{DD} = 10V	9.95		9.95	10.0		9.95	V	
		V _{DD} = 15V	14.95		14.95	15.0		14.95	V	
V _{IL}	Low Level Input Voltage	V _O = 0.5V or 4.5V								
		V _{DD} = 5V, I _O < 1 μA	1.5		2.25	1.5		1.5	V	
		V _{DD} = 10V, V _O = 1.0V or 9.0V	3.0		4.50	3.0		3.0	V	
		V _{DD} = 15V, V _O = 1.5V or 13.5V	4.0		6.75	4.0		4.0	V	
V _{IH}	High Level Input Voltage	V _O = 0.5V or 4.5V								
		V _{DD} = 5V, I _O < 1 μA	3.5		3.5	2.75		3.5	V	
		V _{DD} = 10V, V _O = 1.0V or 9.0V	7.0		7.0	5.50		7.0	V	
		V _{DD} = 15V, V _O = 1.5V or 13.5V	11.0		11.0	8.25		11.0	V	
I _{OL}	Low Level Output Current	V _{DD} = 5V, V _O = 0.4V	0.64		0.51	0.88		0.36	mA	
		V _{DD} = 10V, V _O = 0.5V	1.6		1.3	2.25		0.90	mA	
		V _{DD} = 15V, V _O = 1.5V	4.2		3.4	8.80		2.40	mA	
I _{OH}	High Level Output Current	V _{DD} = 5V, V _O = 4.6V	-0.64		-0.51	-0.88		-0.36	mA	
		V _{DD} = 10V, V _O = 9.5V	-1.6		-1.3	-2.25		-0.90	mA	
		V _{DD} = 15V, V _O = 13.5V	-4.2		-3.4	-8.80		-2.40	mA	
I _{IN}	Input Current	V _{DD} = 15V, V _{IN} = 0V		-0.1		-10 ⁻⁵	-0.1	-1.0	μA	
		V _{DD} = 15V, V _{IN} = 15V		0.1		10 ⁻⁵	0.1	1.0	μA	

DC Electrical Characteristics CD4514BC, CD4515BC (Note 2)

PARAMETER	CONDITIONS	-40°C		25°C		85°C		UNITS		
		MIN	MAX	MIN	TYP	MAX	MIN			
I _{DD}	Quiescent Device Current	V _{DD} = 5V		20		0.005	20		150	μA
		V _{DD} = 10V		40		0.010	40		300	μA
		V _{DD} = 15V		80		0.015	80		600	μA
V _{OL}	Low Level Output Voltage	V _{IL} = 0V; V _{IH} = V _{DD} , I _O < 1 μA								
		V _{DD} = 5V	0.05		0	0.05		0.05	V	
		V _{DD} = 10V	0.05		0	0.05		0.05	V	
		V _{DD} = 15V	0.05		0	0.05		0.05	V	
V _{OH}	High Level Output Voltage	V _{IL} = 0V, V _{IH} = V _{DD} , I _O < 1 μA								
		V _{DD} = 5V	4.95		4.95	5.0		4.95	V	
		V _{DD} = 10V	9.95		9.95	10.0		9.95	V	
		V _{DD} = 15V	14.95		14.95	15.0		14.95	V	

DC Electrical Characteristics (Continued) CD4514BC, CD4515BC (Note 2)

PARAMETER	CONDITIONS	-40°C		25°C			85°C		UNITS
		MIN	MAX	MIN	TYP	MAX	MIN	MAX	
V _{IL}	Low Level Input Voltage I _{O1} < 1 μA V _{DD} = 5V, V _O = 0.5V or 4.5V V _{DD} = 10V, V _O = 1.0V or 9.0V V _{DD} = 15V, V _O = 1.5V or 13.5V		1.5		2.25	1.5		1.5	V
V _{IH}	High Level Input Voltage I _{O1} < 1 μA V _{DD} = 5V, V _O = 0.5V or 4.5V V _{DD} = 10V, V _O = 1.0V or 9.0V V _{DD} = 15V, V _O = 1.5V or 13.5V	3.5		3.5	2.75		3.5		V
I _{OL}	Low Level Output Current V _{DD} = 5V, V _O = 0.4V V _{DD} = 10V, V _O = 0.5V V _{DD} = 15V, V _O = 1.5V	0.52		0.44	0.88		0.36		mA
I _{OH}	High Level Output Current V _{DD} = 5V, V _O = 4.6V V _{DD} = 10V, V _O = 9.5V V _{DD} = 15V, V _O = 13.5V	-0.52		-0.44	-0.88		-0.36		mA
I _{IN}	Input Current V _{DD} = 15V, V _{IN} = 0V V _{DD} = 15V, V _{IN} = 15V		-0.3		-10 ⁻⁵	-0.3		-1.0	μA
			0.3		10 ⁻⁵	0.3		1.0	μA

AC Electrical Characteristics All types C_L = 50 pF, T_A = 25°C, t_r = t_f = 20 ns unless otherwise specified

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t _{THL} , t _{TLH}	Transition Times V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		100	200	ns
			50	100	ns
			40	80	ns
t _{PLH} , t _{PHL}	Propagation Delay Times V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		550	1100	ns
			225	450	ns
			150	300	ns
t _{PLH} , t _{PHL}	Inhibit Propagation Delay Times V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		400	800	ns
			150	300	ns
			100	200	ns
t _{SU}	Set Up Time V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		125	250	ns
			50	100	ns
			38	75	ns
t _{WH}	Strobe Pulse Width V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		175	350	ns
			50	100	ns
			38	75	ns
C _{PD}	Power Dissipation Capacitance Per Package, (Note 4)		150		pF
C _{IN}	Input Capacitance Any Input, (Note 3)		5	7.5	pF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2: V_{SS} = 0V unless otherwise specified.

Note 3: Capacitance is guaranteed by periodic testing.

Note 4: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation, see 54C&74C Family Characteristics application note, AN-90.

Truth Table

DECODE TRUTH TABLE (Strobe = 1)

INHIBIT	DATA INPUTS				SELECTED OUTPUT CD4514 = LOGIC "1" CD4515 = LOGIC "0"
	D	C	B	A	
0	0	0	0	0	S0
0	0	0	0	1	S1
0	0	0	1	0	S2
0	0	0	1	1	S3
0	0	1	0	0	S4
0	0	1	0	1	S5
0	0	1	1	0	S6
0	0	1	1	1	S7
0	1	0	0	0	S8
0	1	0	0	1	S9
0	1	0	1	0	S10
0	1	0	1	1	S11
0	1	1	0	0	S12
0	1	1	0	1	S13
0	1	1	1	0	S14
0	1	1	1	1	S15
1	X	X	X	X	All Outputs = 0, CD4514 All Outputs = 1, CD4515

X = Don't care


AC Test Circuit and Switching Time Waveforms

FIGURE 1

Applications

Two CD4512 8-channel data selectors are used here with the CD4514B 4-bit latch/decoder to effect a complex data routing system. A total of 16 inputs from data registers are selected and transferred via a TRI-STATE® data bus to a data distributor for rearrangement and entry into 16 output registers. In this way sequential data can be re-routed or intermixed according to patterns determined by data select and distribution inputs.

Data is placed into the routing scheme via the 8 inputs on both CD4512 data selectors. One register is assigned to each input. The signals on A0, A1 and A2 choose 1-of-8 inputs for transfer out to the TRI-STATE data bus. A fourth signal, labelled Dis, disables one of the CD4512 selectors, assuring transfer of data from only one register.

In addition to a choice of input registers, 1–16, the rate of transfer of the sequential information can also be varied. That is, if the CD4512 were addressed at a rate

that is 8 times faster than the shift frequency of the input registers, the most significant bit (MSB) from each register could be selected for transfer to the data bus. Therefore, all of the most significant bits from all of the registers can be transferred to the data bus before the next most significant bit is presented for transfer by the input registers.

Information from the TRI-STATE bus is redistributed by the CD4514B 4-bit latch/decoder. Using the 4-bit address, INA–IND, the information on the inhibit line can be transferred to the addressed output line to the desired output registers, A–P. This distribution of data bits to the output registers can be made in many complex patterns. For example, all of the most significant bits from the input registers can be routed into output register A, all of the next most significant bits into register B, etc. In this way horizontal, vertical, or other methods of data slicing can be implemented.

