# CD54ACT109, CD74ACT109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCHS327 - JANUARY 2003

- Inputs Are TTL-Voltage Compatible
- Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption
- Balanced Propagation Delays
- ±24-mA Output Drive Current
  - Fanout to 15 F Devices
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015

#### CD54ACT109 . . . F PACKAGE CD74ACT109 . . . E OR M PACKAGE (TOP VIEW) 1CLR 16∏ 15 2CLR 1J 1K [ 3 14 🛮 2J 1CLK [ 13 2K 1PRE 12 2CLK 1Q Π 11 2PRE 1Q 10 2Q 9 2 Q GND [

### description/ordering information

The 'ACT109 devices contain two independent J- $\overline{K}$  positive-edge-triggered flip-flops. A low level at the preset ( $\overline{PRE}$ ) or clear ( $\overline{CLR}$ ) inputs sets or resets the outputs, regardless of the levels of the other inputs. When  $\overline{PRE}$  and  $\overline{CLR}$  are inactive (high), data at the J and  $\overline{K}$  inputs meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and  $\overline{K}$  inputs can be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding  $\overline{K}$  and tying J high. They also can perform as D-type flip-flops if J and  $\overline{K}$  are tied together.

#### **ORDERING INFORMATION**

| TA             | PACKA    | GE†           | ORDERABLE<br>PART NUMBER | TOP-SIDE<br>MARKING |  |  |
|----------------|----------|---------------|--------------------------|---------------------|--|--|
|                | PDIP – E | Tube          | CD74ACT109E              | CD74ACT109E         |  |  |
| _55°C to 125°C | SOIC - M | Tube          | CD74ACT109M              | ACT109M             |  |  |
| -55 C to 125 C | 301C - W | Tape and reel | CD74ACT109M96            | ACT TO9W            |  |  |
|                | CDIP – F | Tube          | CD54ACT109F3A            | CD54ACT109F3A       |  |  |

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## FUNCTION TABLE (each flip-flop)

|     |     | INPUTS     |   | - 1.7 | OUTPUTS        |                 |  |
|-----|-----|------------|---|-------|----------------|-----------------|--|
| PRE | CLR | CLK        | J | K     | Q              | Q               |  |
| L   | Н   | Х          | Х | Х     | Н              | L               |  |
| Н   | L   | X          | Χ | Х     | L              | Н               |  |
| L   | L   | X          | Χ | Х     | H <sup>†</sup> | н†              |  |
| Н   | Н   | $\uparrow$ | L | L     | L              | Н               |  |
| Н   | Н   | $\uparrow$ | Н | L     | Toggle         |                 |  |
| Н   | Н   | $\uparrow$ | L | Н     | Q0             | $\overline{Q}0$ |  |
| Н   | Н   | $\uparrow$ | Н | Н     | Н              | L               |  |
| Н   | Н   | L          | Χ | Х     | Q0             | Q <sub>0</sub>  |  |

<sup>&</sup>lt;sup>‡</sup> Unpredictable and unstable condition if both PRE and CLR go high simultaneously after both being low at the same time




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCHS327 - JANUARY 2003

## logic diagram, each flip-flop (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage range, V <sub>CC</sub>  | 0.5 V to 6 V   |
|--|----------------|
| Input clamp current, $I_{ K }(V_{ } < 0 \text{ V or } V_{ } > V_{CC})$ (see Note 1)                            | ±20 mA         |
| Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 V or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1) | ±50 mA         |
| Continuous output current, $I_O$ ( $V_O > 0$ V or $V_O < V_{CC}$ )   | ±50 mA         |
| Continuous current through V <sub>CC</sub> or GND  | ±100 mA        |
| Package thermal impedance, $\theta_{JA}$ (see Note 2): E package   | 67°C/W         |
| M package  | 73°C/W         |
| Storage temperature range, T <sub>stq</sub>  | –65°C to 150°C |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

|                |                                    | T <sub>A</sub> = 2 | 25°C |     | –55°C to<br>125°C |     | –40°C to<br>85°C |      |
|----------------|------------------------------------|--------------------|------|-----|-------------------|-----|------------------|------|
|                |                                    | MIN                | MAX  | MIN | MAX               | MIN | MAX              |      |
| VCC            | Supply voltage                     | 4.5                | 5.5  | 4.5 | 5.5               | 4.5 | 5.5              | V    |
| $V_{IH}$       | High-level input voltage           | 2                  |      | 2   |                   | 2   |                  | V    |
| VIL            | Low-level input voltage            |                    | 0.8  |     | 0.8               |     | 0.8              | V    |
| ٧ <sub>I</sub> | Input voltage                      | 0                  | VCC  | 0   | VCC               | 0   | VCC              | V    |
| ٧o             | Output voltage                     | 0                  | VCC  | 0   | VCC               | 0   | VCC              | V    |
| IOH            | High-level output current          |                    | -24  |     | -24               |     | -24              | mA   |
| loL            | Low-level output current           |                    | 24   |     | 24                |     | 24               | mA   |
| Δt/Δν          | Input transition rise or fall rate |                    | 10   |     | 10                |     | 10               | ns/V |

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCHS327 - JANUARY 2003

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER          | TEST COND                      | Vcc                                 | T <sub>A</sub> = 2 | 25°C | –55°C to<br>125°C |      | –40°C to<br>85°C |      | UNIT |        |  |
|--------------------|--------------------------------|-------------------------------------|--------------------|------|-------------------|------|------------------|------|------|--------|--|
|                    |                                |                                     |                    |      |                   | MIN  | MAX              | MIN  | MAX  |        |  |
|                    |                                | I <sub>OH</sub> = -50 μA            | 4.5 V              | 4.4  |                   | 4.4  |                  | 4.4  |      |        |  |
| Vou                | VI = VIH or VIL                | $I_{OH} = -24 \text{ mA}$           | 4.5 V              | 3.94 |                   | 3.7  |                  | 3.8  |      | V      |  |
| VOH                | v  = v H or v L                | $I_{OH} = -50 \text{ mA}^{\dagger}$ | 5.5 V              |      |                   | 3.85 |                  |      |      | V      |  |
|                    |                                | $I_{OH} = -75 \text{ mA}^{\dagger}$ | 5.5 V              |      |                   |      |                  | 3.85 |      |        |  |
|                    | VI = VIH or VIL                | I <sub>OL</sub> = 50 μA             | 4.5 V              |      | 0.1               |      | 0.1              |      | 0.1  | ).44 V |  |
| \/a.               |                                | I <sub>OL</sub> = 24 mA             | 4.5 V              |      | 0.36              |      | 0.5              |      | 0.44 |        |  |
| VOL                |                                | $I_{OL} = 50 \text{ mA}^{\dagger}$  | 5.5 V              |      |                   |      | 1.65             |      |      |        |  |
|                    |                                | $I_{OL} = 75 \text{ mA}^{\dagger}$  | 5.5 V              |      |                   |      |                  |      | 1.65 |        |  |
| lį                 | $V_I = V_{CC}$ or GND          |                                     | 5.5 V              |      | ±0.1              |      | ±1               |      | ±1   | μΑ     |  |
| ICC                | $V_I = V_{CC}$ or GND,         | IO = 0                              | 5.5 V              |      | 4                 |      | 80               |      | 40   | μΑ     |  |
| Δl <sub>CC</sub> ‡ | $V_I = V_{CC} - 2.1 \text{ V}$ |                                     | 4.5 V to<br>5.5 V  |      | 2.4               |      | 3                |      | 2.8  | mA     |  |
| Ci                 |                                |                                     |                    |      | 10                |      | 10               |      | 10   | pF     |  |

<sup>†</sup> Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C. ‡ Additional quiescent supply current per input pin, TTL inputs high, 1 unit load

#### **ACT INPUT LOAD TABLE**

| INPUT      | UNIT LOAD |
|------------|-----------|
| J or CLK   | 1         |
| K          | 0.53      |
| CLR or PRE | 0.58      |

Unit Load is  $\Delta I_{CC}$  limit specified in electrical characteristics table (e.g., 2.4 mA at 25°C).

### timing requirements over recommended operating conditions (unless otherwise noted)

|                  |                            |                     |     |     | –40°<br>85° | UNIT |     |
|------------------|----------------------------|---------------------|-----|-----|-------------|------|-----|
|                  |                            |                     | MIN | MAX | MIN         | MAX  |     |
| fclock           | Clock frequency            |                     |     | 100 |             | 114  | MHz |
|                  | Dulas duration             | CLK high or low     | 5   |     | 4.4         |      | no  |
| t <sub>W</sub>   | Pulse duration             | CLR or PRE low      | 5.5 |     | 4.8         |      | ns  |
| t <sub>su</sub>  | Setup time, before CLK↑    | J or K              | 5.5 |     | 4.8         |      | ns  |
| t <sub>h</sub>   | Hold time, after CLK↑      | J or $\overline{K}$ | 0   |     | 0           |      | ns  |
| t <sub>rec</sub> | Recovery time, before CLK↑ | CLR↑ or PRE↑        | 2.5 |     | 2.2         |      | ns  |

## CD54ACT109, CD74ACT109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCHS327 – JANUARY 2003

## switching characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V $\pm$ 0.5 V, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT)                    | –55°(<br>125 |      | –40°(<br>85° | UNIT |     |
|------------------|-----------------|-----------------------------------|--------------|------|--------------|------|-----|
|                  | (111 01)        | (6611 61)                         | MIN          | MAX  | MIN          | MAX  |     |
| f <sub>max</sub> |                 |                                   | 100          |      | 114          |      | MHz |
| <b>+</b> =       | CLK             | 0 × 2                             | 2.6          | 10.3 | 2.7          | 9.4  | no  |
| <sup>t</sup> PLH | CLR or PRE      | ${\sf Q}$ or $\overline{{\sf Q}}$ | 3.1          | 12.2 | 3.2          | 11.1 | ns  |
| <sup>t</sup> PHL | CLK             | Q or $\overline{\mathbb{Q}}$      | 2.6          | 10.3 | 2.7          | 9.4  | nc  |
|                  | CLR or PRE      | QUIQ                              | 3.1          | 12.2 | 3.2          | 11.1 | ns  |


## operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

|                 | PARAMETER                     | TYP | UNIT |
|-----------------|-------------------------------|-----|------|
| C <sub>pd</sub> | Power dissipation capacitance | 56  | pF   |



SCHS327 - JANUARY 2003

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 3 \ ns$ ,  $t_f = 3 \ ns$ . Phase relationships between waveforms are arbitrary.
- D. For clock inputs, f<sub>max</sub> is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpLH and tpHL are the same as tpd.
- G. tpz and tpzH are the same as ten.
- H. tpLz and tpHz are the same as tdis.
- I. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







ti.com 24-Jan-2013

#### PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package<br>Drawing | Pins | Package Qty | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Top-Side Markings | Samples |
|------------------|------------|--------------|--------------------|------|-------------|----------------------------|------------------|--------------------|--------------|-------------------|---------|
| CD54ACT109F3A    | ACTIVE     | CDIP         | J                  | 16   | 1           | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | CD54ACT109F3A     | Samples |
| CD74ACT109E      | ACTIVE     | PDIP         | N                  | 16   | 25          | Pb-Free<br>(RoHS)          | CU NIPDAU        | N / A for Pkg Type | -55 to 125   | CD74ACT109E       | Samples |
| CD74ACT109EE4    | ACTIVE     | PDIP         | N                  | 16   | 25          | Pb-Free<br>(RoHS)          | CU NIPDAU        | N / A for Pkg Type | -55 to 125   | CD74ACT109E       | Samples |
| CD74ACT109M      | ACTIVE     | SOIC         | D                  | 16   | 40          | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | ACT109M           | Samples |
| CD74ACT109M96    | ACTIVE     | SOIC         | D                  | 16   | 2500        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | ACT109M           | Samples |
| CD74ACT109M96E4  | ACTIVE     | SOIC         | D                  | 16   | 2500        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | ACT109M           | Samples |
| CD74ACT109M96G4  | ACTIVE     | SOIC         | D                  | 16   | 2500        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | ACT109M           | Samples |
| CD74ACT109ME4    | ACTIVE     | SOIC         | D                  | 16   | 40          | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | ACT109M           | Samples |
| CD74ACT109MG4    | ACTIVE     | SOIC         | D                  | 16   | 40          | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | ACT109M           | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.





24-Jan-2013

(4) Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54ACT109, CD74ACT109:

Catalog: CD74ACT109

Military: CD54ACT109

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 26-Jan-2013


## TAPE AND REEL INFORMATION





| _ |    |   |
|---|----|---|
|   |    | Dimension designed to accommodate the component width     |
|   |    | Dimension designed to accommodate the component length    |
|   |    | Dimension designed to accommodate the component thickness |
|   | W  | Overall width of the carrier tape                         |
| ſ | P1 | Pitch between successive cavity centers                   |


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device        | Package<br>Type | Package<br>Drawing |    |      | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CD74ACT109M96 | SOIC            | D                  | 16 | 2500 | 330.0                    | 16.4                     | 6.5        | 10.3       | 2.1        | 8.0        | 16.0      | Q1               |

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD74ACT109M96 | SOIC         | D               | 16   | 2500 | 333.2       | 345.9      | 28.6        |

#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



## D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>