

Edition March 31, 2003 6251-608-2AI



### Contents

Page	Section	Title
<b>3</b> 3 7	<b>1.</b> 1.1. 1.2.	Introduction Features Abbreviations
<b>9</b> 9 10 11	<b>2.</b> 2.1. 2.2. 2.3.	<b>Package and Pins</b> Package Outline Dimensions Pin Assignment External Components
12	3.	Electrical Characteristics
16	4.	CPU, RAM, ROM and Banking
<b>17</b> 17	<b>5.</b> 5.1.	<b>Core Logic</b> Control Register CR
<b>19</b> 19	<b>6.</b> 6.1.	Hardware Options Functional Description
20	7.	Differences
22	8.	Data Sheet History

The IC is a single-chip controller for use in automotive applications. The CPU on the chip is an upgrade of the 65C02 with 16-bit internal data and 24-bit address bus. The chip consists of timer/counters, an interrupt controller, a multichannel A/D converter, a stepper motor and LCD driver, CAN interfaces and PWM outputs. This document provides MCM Flash hardware-specific information. General information on operating the IC can be found in the document "CDC16xxF-E Automotive Controller Family User Manual" (6251-606-2AI).

### 1.1. Features

 Table 1–1:
 CDC16xxF Family Feature List

This	Docu-
men	••

		ment:									
Item	CDC1605F-E EMU	CDC1607F-E MCM Flash	CDC1631F-E MASK ROM	CDC1605F-C EMU	CDC1607F-C MCM Flash	CDC1641F-C Mask ROM	CDC1652F-C Mask ROM	CDC1672F-C Mask ROM			
Core			·								
CPU	16-bit 65C816, f	6-bit 65C816, featuring software compatibility with its 8-bit NMOS and CMOS 6500-series predecessors									
CPU-Active Operation Modes	FAST, SLOW an	d DEEP SLOW		FAST and SLOW							
Power Saving Modes (CPU Inactive)	WAKE and IDLE -										
EMI Reduction Mode	selectable in FAS	ST mode									
Oscillators	4 MHz to 12 MH	z Quartz, RC		4 MHz to 12 MHz Quartz							
RAM	6 KB		2 KB	6 KB		2.75 KB	4 KB	6 KB			
ROM	ROMless, external pro- gram storage with up to 16 MB, internal 2 KB Boot ROM	256 KB Flash, bottom boot configuration, internal 2 KB Boot ROM	64 KB	ROMless, external pro- gram storage with up to 16 MB, internal 2 KB Boot ROM	256 KB Flash, bottom boot configuration, internal 2 KB Boot ROM	90 KB	128 KB	216 KB			

Micronas

### Table 1–1: CDC16xxF Family Feature List, continued

		This Docu- ment:									
Item	CDC1605F-E EMU	CDC1607F-E MCM Flash	CDC1631F-E MASK ROM	CDC1605F-C EMU	CDC1607F-C MCM Flash	CDC1641F-C Mask ROM	CDC1652F-C Mask ROM	CDC1672F-C Mask ROM			
Multiplier, 8 by 8 bit	v			-							
Digital Watchdog	v			-							
Central Clock Divider	~										
Interrupt Controller expanding NMI	16 inputs,16 pric	ority levels									
Port Interrupts including Slope Selection	4 inputs	4 inputs									
Port Wake-Up Inputs including Slope / Level Selection	v			-							
Patch Module	10 ROM location	IS	5 ROM loca- tions	10 ROM location	าร	5 ROM loca- tions	6 ROM locations	3			
Boot System	allows in-system code and data in link	downloading of to RAM via serial	-	allows in-system code and data ir link	n downloading of hto RAM via serial	-	-	-			
Analog											
Reset/Alarm	Combined Input	for Regulator Inpu	t Supervision								
Clock and Supply Supervision	~										
10-bit ADC, charge balance type	9 channels (5 ch	annels selectable	as digital input)								
ADC Reference	VREF Pin										
Comparators	P06COMP with	1/2 AVDD reference	e e								
LCD	Internal process	ing of all analog vo	ltages for the LCD	driver							

I

#### This Document:

		ment:						
Item	CDC1605F-E EMU	CDC1607F-E MCM Flash	CDC1631F-E MASK ROM	CDC1605F-C EMU	CDC1607F-C MCM Flash	CDC1641F-C Mask ROM	CDC1652F-C Mask ROM	CDC1672F-C Mask ROM
Communication								
DMA	1 DMA Channel Graphics Bus int		-	1 DMA Channel Graphics Bus in		-	1 DMA Channel Graphics Bus in	
UART	3: UART0, UART	[1 and UART2	1: UART0	3: UART0, UAR	T1 and UART2	1: UART0	3: UART0, UAR	T1 and UART2
Synchronous Serial Peripheral Interfaces	2: SPI0 and SPI	1	1: SPI0	2: SPI0 and SPI	1	1: SPI0	2: SPI0 and SPI	1
Full CAN modules V2.0B       3: CAN0, CAN1 and CAN2 with 256-byte object RAM each (LCAN000F)		1: CAN0 with 256-byte object RAM (LCAN000F)	3: CAN0, CAN1 and CAN2 with 256-byte object RAM each (LCAN0009)		1: CAN0 with 256-byte object RAM (LCAN0009)	2: CAN0 and CAN1 with 256-byte object RAM each (LCAN0009)		
DIGITbus	1 master module	)	-	1 master module	9	-	1 master module	9
Input & Output								
Universal Ports select- able as 4:1 mux LCD Segment/Backplane lines or Digital I/O Ports	up to 52 I/O or 4 in groups of two,	8 LCD segment lin configurable as I/0	es (=192 segments O or LCD	;),				
Universal Port Slew Rate	HW preselectabl	e						
Stepper Motor Control Modules with High-Cur- rent Ports	5 Modules, 24 dl	/dt controlled ports	3					
8-bit PWM Modules	5 Modules: PWN PWM2, PWM3 a		3 Modules: PWM0, PWM1, PWM2	5 Modules: PWM0, PWM1, PWM2, PWM3 and PWM4		2 Modules: PWM0, PWM1	5 Modules: PWN PWM2, PWM3 a	
Audio Module with auto- decay	~		·	·		·	·	
SW selectable Clock out- puts	2							

S

Micronas

#### Table 1–1: CDC16xxF Family Feature List, continued ი

		This Docu- ment:								
Item	CDC1605F-E EMU	CDC1607F-E MCM Flash	CDC1631F-E MASK ROM	CDC1605F-C EMU	CDC1607F-C MCM Flash	CDC1641F-C Mask ROM	CDC1652F-C Mask ROM	CDC1672F-C Mask ROM		
Polling / Flash Timer Out- put	1 High-Current F Mode	Port output operable	e in Power Saving	-						
Timers & Counters										
16-bit free running counters with Capture/ Compare modules	CCC0 with 3CA	PCOM								
16-bit timers	1: T0									
8-bit timers	2: T1 and T2									
Real Time Clock, Deliver- ing Hours, Minutes and Seconds	~			-						
Miscellaneous										
Scalable layout in CAN, RAM and ROM	-	~		-	~					
Various randomly select- able HW options	Most options SW copy from user p during system st	program storage	Mask pro- grammed according to user specifica- tion	Most options SW programmable, copy from user program storage during system start-up						
Core Bond-Out	~	-		~	-					
Supply Voltage	4.5 V to 5.5 V									
Temperature Range	T <sub>case</sub> : -40 to +10	)5C		T <sub>amb</sub> : -40 to +85	5C					
Package										
Туре	Ceramic Plastic 100QFP 177PGA 0.65mm pitch			Ceramic 177PGA	Plastic 100QFP 0.65mm pitch					
Bonded Pins	176	100		176	100					

## 1.2. Abbreviations

AM	Audio Module
CAN	Controller Area Network Module
CAPCOM	Capture/Compare Module
CPU	Central Processing Unit
DMA	Direct Memory Access Module
ERM	EMI Reduction Module
IR	Interrupt Controller
LCD	Liquid Crystal Display Module
P06COMP	P0.6 Alarm Comparator
PINT	Port Interrupt Module
PSM	Power Saving Module
PWM	8-Bit Pulse Width Modulator Module
RTC	Real-time Clock
SM	Stepper Motor Control Module
SPI	Serial Synchronous Peripheral Interface
Т0	16-Bit Timer 0
T1, T2	8-Bit Timers 1 and 2
UART	Universal Asynchronous Receiver Transmitter

 $\overline{\phantom{a}}$ 

CDC1607F-E





## 2. Package and Pins

### 2.1. Package Outline Dimensions



Fig. 2-1: PQFP100 Plastic Quad Flat Pack 100-Pin (Weight approx. 1.61 g)

### 2.2. Pin Assignment

		Pin Function	ons			Pin		Pin	1	Pin Functions				
Bus	LCD	Port	Port	Basic		No.		No.	-	Basic	Port	Port	LCD	Bus
Mode	Mode	Special Out	Special In	Function						Function	Special In	Special Out	Mode	Mode
	SEG7.3	GWRQ		U7.3		91		90		U4.0	CAN2-RX/WP7		SEG4.0	ADB8
	SEG7.2	GRDQ		U7.2		92		89		U4.1		CAN2-TX	SEG4.1	ADB9
	SEG7.1			U7.1		93		88		U4.2	UART2-RX		SEG4.2	ADB10
	SEG7.0			U7.0		94		87		U4.3		UART2-TX	SEG4.3	ADB11
				UVSS		95		86		U4.4	UART0-RX/WP8		SEG4.4	ADB12
				UVDD		96		85		U4.5		UART0-TX	SEG4.5	ADB13
ADB7	SEG3.7	T2-OUT		U3.7		97		84		U4.6	CC2-IN	CC1-OUT	SEG4.6	ADB14
ADB6	SEG3.6	CC1-OUT		U3.6		98		83		U4.7	CC1-IN		SEG4.7	ADB15
ADB5	SEG3.5	SPI1-CLK-OUT	SPI1-CLK-IN	U3.5		99		82		U5.0	CC0-IN	CO1	SEG5.0	
ADB4	SEG3.4	T0-OUT	WP0	U3.4		100		81		U5.1	INT-TEST-IN	CC0-OUT	SEG5.1	
ADB3	SEG3.3	CC2-OUT		U3.3		1		80		U5.2	LCD-CLK-IN	AM-PWM	SEG5.2	
ADB2	SEG3.2	DIGIT-OUT	DIGIT-IN	U3.2		2		79		U5.3	LCD-SYNC-IN	AM-OUT	SEG5.3	
ADB1	SEG3.1	CO1	SPI1-D-IN	U3.1		3		78		U5.4	IRQ	UART1-TX	SEG5.4	
ADB0	SEG3.0	SPI1-D-OUT		U3.0		4		77		U5.5	ABORTQ	CO0	SEG5.5	
	SEG6.7	CAN0-TX	MULTI-TEST-IN	U6.7		5		76		U5.6	PINT3/WP6	PWM2	SEG5.6	
	SEG6.6	PINT1-OUT	CAN0-RX/WP1	U6.6		6		75		U5.7	PINT3/UART1-RX	PINT0-OUT	SEG5.7	
	SEG6.5	T1-OUT	SPI0-D-IN	U6.5		7	100 91 90 81	74		U2.0/GD0			SEG2.0	ADB16
	SEG6.4	SPI0-D-OUT		U6.4		8	1 ° ° 80	73		U2.1/GD1			SEG2.1	ADB17
				TEST		9		72		U2.2/GD2			SEG2.2	ADB18
				RESETQ		10		71		U2.3/GD3			SEG2.3	ADB19
				XTAL2		11		70		U2.4/GD4			SEG2.4	ADB20
				XTAL1		12		69		U2.5/GD5			SEG2.5	ADB21
				VSS		13		68		U2.6/GD6			SEG2.6	ADB22
				VDD		14		67		U2.7/GD7			SEG2.7	ADB23
	SEG6.3	SPI0-CLK-OUT	SPI0-CLK-IN	U6.3		15		66		AVSS				
	SEG6.2	T1-OUT	PINT2-IN/WP5	U6.2		16		65		AVDD				
	SEG6.1	LCD-CLK-OUT	PINT1-IN/WP4	U6.1		17		64		VREF				
	SEG6.0	LCD-SYNC-OUT	PINT0-IN/WP3	U6.0		18		63		P0.1	P0.1 digital input			
WEQ	SEG1.7	CAN1-TX		U1.7		19		62		P0.2	P0.2 digital input			
CEQ	SEG1.6		CAN1-RX/WP2	U1.6		20	30 o 51	61		P0.3	P0.3 digital input			
ITSTOUT	SEG1.5	LCD-CLK-OUT		U1.5		21	31 40 41 50	60		P0.4	P0.4 digital input			
RWQ	SEG1.4	LCD-SYNC-OUT		U1.4		22		59		P0.5	P0.5 digital input			
PH2	BP3			U1.3		23		58		P0.6	P0.6 Compar. inp.			
OEQ	BP2			U1.2		24		57		P0.7				
BE	BP1			U1.1		25		56		P0.8				
RDY	BP0	ITSTOUT		U1.0		26		55		P0.9				
STOPCLK		SMB1+		H1.5		27		54		H2.0	SMC-COMP	SMC2-		
VPQ		SMB1-		H1.4		28		53		H2.1		SMC2+		
VPA		SMB2+		H1.3		29		52	1	H2.2		SMC1-		
VDA		SMB2-	SMB-COMP	H1.2		30		51		H2.3		SMC1+		
DB7		SME1+/PWM2		H1.1		31	$\mathbf{F}$ / $\mathbf{V}$	50	1	H2.4	WP9	PWM0		
DB6		SME1-/PWM0		H1.0		32		49		H2.5/Pol		PWM4		
-				HVDD1		33		48		HVSS2				
				HVSS1		34		47	1	HVDD2				
DB5		SME2+		H0.5		35		46	1	H3.0		PWM1		
DB4		SME2-	SME-COMP	H0.4		36		45		H3.1		PWM3		
DB3		SMA1+		H0.3		37		44		H3.2	SMD-COMP	SMD2-		
DB2		SMA1-		H0.2		38	/ NC = not connected,	43		H3.3		SMD2+		
DB1		SMA2+		H0.1		39	/ leave vacant	42		H3.4		SMD1-		
DB0		SMA2-	SMA-COMP	H0.0		40		41		H3.5		SMD1+		
		0.00.12							1			0	I	

Fig. 2-2: Pin Assignment for PQFP100 Package

### 2.3. External Components



Fig. 2–3: Recommended external supply and quartz connection for low electromagnetic interference (EMI)

To provide effective decoupling and to improve EMC behavior, the small decoupling capacitors must be located as close to the supply pins as possible. The self-inductance of these capacitors and the parasitic inductance and capacitance of the interconnecting traces determine the self-resonant frequency of the decoupling network. A frequency too low will reduce decoupling effectiveness, increase RF emissions and may affect device operation adversely.

XTAL1 and XTAL2 quartz connections are especially sensitive to capacitive coupling from other PC board signals. It is strongly recommended to place quartz and oscillation capacitors as close to the pins as possible and to shield the XTAL1 and XTAL2 traces from other signals by embedding them in a VSS trace.

The RESETQ pin adjacent to XTAL2 should be supplied with a 47 nF capacitor, to prevent fast RESETQ transients from being coupled into XTAL2, to prevent XTAL2 from coupling into RESETQ, and to guarantee a time constant of  $\geq$  200 µs, sufficient for proper Wake Reset functionality.

## **3. Electrical Characteristics**

#### 3.0.1. Absolute Maximum Ratings

Table 3–1:  $UV_{SS} = HV_{SS1} = HV_{SS2} = AV_{SS} = 0 V$ 

Symbol	Parameter	Pin Name	Min.	Max.	Unit
V <sub>SUP</sub>	Core Supply Voltage Port Supply Voltage Analog Supply Voltage SM Supply Voltage 1 SM Supply Voltage 2	VDD UVDD AVDD HVDD1 HVDD2	-0.3	6.0	V
$\Delta V_{DD}$	Voltage Difference between VDD and AVDD, resp. UVDD	VDD, AVDD UVDD	-0.5	0.5	V
I <sub>SUP</sub>	Core Supply Current Port Supply Current	VDD, VSS UVDD, UVSS	-100	100	mA
IA <sub>SUP</sub>	Analog Supply Current	AVDD, AVSS	-20	20	mA
IH <sub>SUP</sub>	SM Supply Current @T <sub>j</sub> =105C, Duty Factor = 0.71 <sup>1)</sup>	HVDD1, HVSS1 HVDD2, HVSS2	-380	380	mA
V <sub>in</sub>	Input Voltage	U-Ports, XTAL,RESETQ, TEST	UV <sub>SS</sub> -0.5	UV <sub>DD</sub> +0.7	V
		P0-Ports VREF	UV <sub>SS</sub> -0.5	AV <sub>DD</sub> +0.7	V
		H-Ports	HV <sub>SS</sub> -0.5	HV <sub>DD</sub> +0.7	V
l <sub>in</sub>	Input Current	all Inputs	0	2	mA
I <sub>o</sub>	Output Current	U-Ports	-5	5	mA
		H-Ports	-60	60	mA
t <sub>oshsl</sub>	Duration of Short Circuit in Port SLOW Mode to UVSS or UVDD	U-Ports except U3.2 in DP Mode		indefinite	s
Tj	Junction Temperature under Bias		-45	115	°C
T <sub>s</sub>	Storage Temperature		-45	125	°C
P <sub>max</sub>	Maximum Power Dissipation			0.8	W

<sup>1)</sup> This condition represents the worst case load with regard to the intended application

Stresses beyond those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions/Characteristics" of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

### 3.0.2. Recommended Operating Conditions

Table 3-2: UVSS = HVSS1= HVSS2 = AVSS = 0 V

Symbol	Parameter	Pin Name	Min.	Тур <sup>1)</sup>	Max.	Unit
V <sub>DD</sub>	Supply Voltage Port Supply Voltage Analog Supply Voltage	VDD UVDD AVDD	4.5	5	5.5	V
HV <sub>DD</sub>	SM Supply Voltage 1 SM Supply Voltage 2	HVDD1 HVDD2	4.75	5	5.25	V
$\Delta V_{DD}$	Voltage Difference between VDD and AVDD resp. UVDD	VDD, AVDD UVDD	-0.2		0.2	V
dAV <sub>DD</sub>	AVDD Ripple, Peak to Peak	AVDD			200	mV
f <sub>XTAL</sub>	XTAL Clock Frequency	XTAL1	4		12	MHz
	XTAL Clock Frequency using ERM	XTAL1	4		10	MHz
Tj	Junction Temperature		-40		110	С
V <sub>il</sub>	Low Input Voltage	U-Ports H-Ports P0-Ports TEST			0.51*V <sub>DD</sub>	V
V <sub>ih</sub>	High Input Voltage	U-Ports H-Ports P0-Ports TEST	0.86*V <sub>DD</sub>			V
RV <sub>il</sub>	Reset Active Input Voltage	RESETQ			0.9	V
WRV <sub>il</sub>	Reset Active Input Voltage during Power Saving Modes and Wake Reset	RESETQ			0.6	V
RV <sub>im</sub>	Reset Inactive and Alarm Active Input Voltage	RESETQ	1.6		2.1	V
RV <sub>ih</sub>	Reset Inactive and Alarm Inactive Input Voltage	RESETQ	2.9			V
WRV <sub>ih</sub>	Reset Inactive during Power Sav- ing Modes	RESETQ	UV <sub>DD</sub> - 0.4V			V
V <sub>REFi</sub>	ADC Reference Input Voltage	VREF	2.56		AV <sub>DD</sub>	V
P0Vi	P0 ADC Input Port Input Voltage	P0-Ports	0		V <sub>REFi</sub>	V
Clock Input	from External Generator					
XV <sub>il</sub>	Clock Input Low Voltage	XTAL1			0.2*V <sub>DD</sub>	V
XV <sub>ih</sub>	Clock Input High Voltage	XTAL1	0.8*V <sub>DD</sub>			V
D <sub>XTAL</sub>	Clock Input High-to-Low Ratio	XTAL1	0.45		0.55	

<sup>1)</sup> Typical values describe typical behavior at room temperature (25 °C, unless otherwise noted), with typical Recommended Operating Conditions applied (derived from device characterization, not 100% tested).

#### 3.0.3. Characteristics differing from Characteristics described in document "CDC16xxF-E Automotive Controller Family User Manual"

**Table 3-3:**  $UV_{SS} = HV_{SS1} = HV_{SS2} = AV_{SS} = 0 V$ , 4.5 V <  $V_{DD} = AV_{DD} = UV_{DD} < 5.5 V$ ,4.75 V <  $HV_{DD1} = HV_{DD2} < 5.25 V$ ,  $T_{CASE} = -40 \ ^{\circ}C$  to +105  $^{\circ}C$ ,  $f_{XTAL} = 10 \ MHz$ 

Symbol	Parameter	Pin Name	Min.	Typ <sup>1)</sup>	Max.	Unit	Test Conditions
Package							
R <sub>thjc</sub>	Thermal Resistance from Junction to Case			25		C/W	
R <sub>thja</sub>	Thermal Resistance from Junction to Ambient			60		C/W	
Supply Cu	urrents						CMOS levels on all Inputs, no Loads on Outputs, difference between any two VDDs within $\pm 0.2$ V
I <sub>DDF</sub>	VDD FAST Mode Supply Current	VDD			60	mA	Flash Read <sup>6</sup> )
	Current				80		Flash Write/Erase <sup>6</sup> )
I <sub>DDS</sub>	VDD SLOW Mode Supply Current	VDD			1.8	mA	all Modules OFF <sup>2</sup> ), <sup>6</sup> )
I <sub>DDD</sub>	VDD DEEP SLOW Mode Supply Current	VDD			1.5		all Modules OFF <sup>2</sup> ), <sup>6</sup> )
I <sub>DDI</sub>	VDD IDLE Mode Supply Current	VDD		50	75	μA	$f_{xtal} = 4 \text{ MHz}^{6}$ )
				60	90	μΑ	$f_{xtal} = 10 \text{ MHz}^{6}$ )
				70	100	μA	internal RC oscill.
I <sub>DDW</sub>	VDD WAKE Mode Supply Current	VDD		30	50	μΑ	
UI <sub>DDa</sub>	UVDD Active Supply Cur- rent	UVDD			0.3	mA	no Output Activity, LCD Module ON
Al <sub>DDa</sub>	AVDD Active Supply Cur-	AVDD		0.2	0.4	mA	ADC ON, ERM OFF
	rent			1	2	mA	ERM ON, f <sub>XTAL</sub> =8.4MH
Al <sub>DDq</sub>	Quiescent Supply Current	AVDD		1	10	μA	ADC and ERM OFF
UI <sub>DDq</sub>		UVDD		1	10	μA	no Output Activity, LCD Module OFF
EI <sub>DDq</sub>		EVDD1 EVDD2		1	10	μA	no Output Activity, LCD Module OFF
HI <sub>DDq</sub>		Sum of all HVDD1 HVDD2		1	20	μA	no Output Activity, SM Module OFF

<sup>1)</sup> Typical values describe typical behavior at room temperature (25 °C, unless otherwise noted), with typical Recommended Operating Conditions applied (derived from device characterization, not 100% tested).

<sup>2)</sup> Value may be exceeded with unusual Hardware Option setting

<sup>3)</sup> Design value only, the actually observable hysteresis may be lower due to system activity and related supply noise

<sup>4)</sup> When the ERM is active, this time value is increased by 0.121/fXTAL, e.g. 15.125 ns at 8 MHz.

<sup>5)</sup> When the ERM is active, this time value is decreased by 0.121/fXTAL, e.g. 15.125 ns at 8 MHz.

<sup>6)</sup> Measured with external clock. Add 170  $\mu$ A at 4 MHz, 200  $\mu$ A at 10 MHz for operation on typical quartz with SR3.XTAL = 0 (Oscillator RUN mode).

### **3.0.4. Recommended Crystal Characteristics**

**Table 3–4:**  $UV_{SS} = HV_{SS1} = HV_{SS2} = AV_{SS} = 0 V$ , 4.5 V <  $V_{DD} = AV_{DD} = UV_{DD} < 5.5 V$ , 4.75 V <  $HV_{DD1} = HV_{DD2} < 5.25 V$ ,  $T_{CASE} = -40 \text{ °C to } +105 \text{ °C}$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
f <sub>P</sub>	Parallel Resonance Frequency @ $C_L = 12 \text{ pF}$	4		12	MHz	
R <sub>1</sub>	Series Resonance Res. for 50 ms Oscillation Start-Up time $@C_L = 12 \text{ pF}$ $@f_P = 4 \text{ MHz}$			380 320	Ohm	START-UP RUN
	@ f <sub>P</sub> = 6 MHz			230 160	Ohm	START-UP RUN
	@ f <sub>P</sub> = 8 MHz			150 95	Ohm	START-UP RUN
	@ f <sub>P</sub> = 10 MHz			100 60	Ohm	START-UP RUN
C <sub>EXT</sub>	External Oscillation Capaci- tances for $C_L = 12 \text{ pF}$ , connected to VSS		18		pF	

# 4. CPU, RAM, ROM and Banking

	MCM PQFP100		Alternative	Native
bhys.addr.	Bottom Boot Confi	<u>g</u> .	log.addr.	log.addr.
000000	6K RAM	]	0000	000000
001800	Reserved			
001900	CAN2-RAM			
001A00	CAN1-RAM			
001B00	CAN0-RAM			
001000	CAN-Regs			
001D00	Ext. I/O			
001E00	I/O-Reg1		Bank 0	
001F00	I/O-Reg0			
002000	Sector 0, upper 8 KB			Bank 0 -
Jo4000	Sector 1, 8 KB			
īoēooo	Sector 2, 8 KB			
08000	Sector 3, 32 KB		7FFF 8000	
F800	32 KB		Bank 1	
Boot ROM	Boot ROM		FFFF	00FFFF
10000	Sector 4, 64 KB	The device contains a 256 KB Flash	8000 Bank 2	010000
	256 KB	EEPROM of the AMD Am29F200BT type (bottom boot configuration). This device exhibits.		
18000	EEPROM	electrical byte program and sector erase functions. Refer to the AMD data sheet for details.	8000 Bank 3	Bank 1
	- <u> </u>		FFFF	01FFFF
20000	Sector 5, 64 KB		8000 Bank 4	020000
28000			FFFF 8000	
			Bank 5	
30000			FFFF 8000	02FFFF 030000
	Sector 6, 64 KB		Bank 6	030000
38000			FFFF 8000	Bank 3
			Bank 7	03FFFF
40000	Sector 0, lower 8 KB		8000 Bank 8 9FFF	040000 Bank 4 041FFF
42000		4		
	mirrored Flash EEPROM			
FFFFF				

**Fig. 4–1:** Address Map

## 5. Core Logic

### 5.1. Control Register CR

The Control Register CR serves to configure the ways by which certain system resources are accessed during operation. The main purpose is to obtain a variable system configuration during IC test.

Upon each HIGH transition on the RESETQ pin, internal hardware reads data from the address location 00FFF3h and stores it to the CR. The state of the TEST and ESTOPCLK pins at this timepoint specifies which program storage source is accessed for this read:

Table 5-1: Control byte source

TEST	Control byte source
0 or NC	internal BOOT ROM (standard for stand-alone operation)
1	external, via multifunction pins in Bus mode (for test purposes only)

The system will thus start up according to the configuration defined in address location 00FFF3h, automatically copied to register CR.

C	R	Control Register							
	7	6	5	4	3	2	1	0	
r/w	RESLNG	TSTTOG	x	MFM	TSTROM	IROM	IRAM	ICPU	ROM
r/w	RESLNG	TSTTOG	EBTRI	MFM	FLASH	IROM	IRAM	ICPU	Emu
				Value of (	00FFF3h				Res

#### RESLNG **Reset Pulse Length** r/w1:

Pulse length is 4095/F<sub>XTAL</sub>

r/w0: Pulse length is  $16/F_{XTAL}$ This bit specifies the length of the reset pulse which is output at pin RESETQ following an internal reset. If pin TEST is 1 the first reset after power on is short. The following resets are as programmed by RESLNG. If pin TEST is 0, all resets are long.

TEST Pin Toggle (Tables 5-2 and 5-3) TSTTOG This bit is used for test purposes only. If TSTTOG is true in IC active mode, pin TEST can toggle the multifunction pins between Bus mode and normal mode.

EBTRI Emulator Data Bus Tristate (Table 5-3)

MFM	Multifunction Pin Mode
	(Tables 5–2 and 5–3)

TSTTOG	MFM	TEST pin	Multifunction Pins
0	0	x	Bus mode
1	0	0	Bus mode
		1	normal mode
x	1	x	normal mode

Table 5–3:	TSTTOG, EBTRI and MFM usage in Flash and
EMU parts	-

TST- TOG	EBT RI	MFM	TEST pin	Multi- function Pins	Emula- tor Bus Pins
0	x	0	x	Bus mode	Flash mode
1	х	0	0	Bus mode	Flash mode
			1	normal mode	
x	0	1	x	normal mode	Emula- tor mode
	1				Flash mode

**TSTROM** TestROM (Table 5-4)

FLASH FLASH EEPROM (Table 5-5)

IROM Internal ROM (Tables 5-4 and 5-5)

Table 5-4: TSTROM and IROM usage in mask ROM parts

TSTROM	IROM	selected program storage
1	1	internal ROM
0		internal TestROM
x	0	external via Multifunction pins in Bus mode

# Table 5–5: FLASH and IROM usage in FLASH and EMU parts

FLASH	IROM	selected program storage
1	1	internal FLASH EEPROM resp. Emulator Bus
0		internal BOOT ROM
x	0	external via Multifunction pins in Bus mode

IRAM	Internal RAM
r/w1:	Enable internal RAM.
r/w0:	Disable internal RAM.
ICPU	Internal CPU
r/w1:	Enable internal CPU.

r/w0: Disable internal CPU.

**Table 5–6:** Some commonly used settings for addresslocation 00FFF3h. A copy is automatically transferred to theCR during IC start-up.

Code	TEST Pin	Operation Mode
FFh	0	Stand-alone with internal ROM or Flash
ABh	1	External program storage connected to multifunction pins in Bus mode
DFh	0	Emulator mode (CPGA177 package)

## 6. Hardware Options

### 6.1. Functional Description

Hardware Options are available in several areas to adapt the IC function to the host system requirements:

- clock signal selection for most of the peripheral modules from f<sub>osc</sub> to f<sub>osc</sub>/2<sup>17</sup> plus some internal signals. (see table in Chapter Hardware Options of document "CDC16xxF-E Automotive Controller Family User Manual".)
- interrupt source selection for interrupt inputs 5, 6, 7, 13, 14 and 15
- Special Out signal selection for some U and H-ports
- Rx/Tx polarity selection for SPI and UART modules
- U-port Port Slow Mode selection

Hardware Option setting requires two steps:

1. selection is done by programming dedicated address locations with the desired options' code

2. activation is done by a read access to these dedicated address locations at least once after each reset.

Address locations 00FFB8h through 00FFBFh do not allow random setting. Their respective Hardware Options are hard-wired and can only be altered by changing a production mask for this IC. By default, the Port Slow Option is set for all U-Ports, with the excep-

tion of U1.0 to U1.3 (Port Fast Option is set). The Watchdog and Clock Monitor are activated via software by default.

Future mask ROM derivatives of this IC will not require (but will tolerate) activation of option settings by read accesses, as the ROM as well as the options will be hard-wired. Instead, the manufacturer will automatically process the setting of the dedicated address locations, as given in the ROM code file, to set the required mask changes.

To ensure compatible option settings in this IC and mask ROM derivatives when run with the same ROM code, it is recommended to always read locations 00FFA0h through 00FFC3h directly after reset. Please note that the non-programmable locations 00FFB8h through 00FFBFh may not be compatible within this IC and the mask ROM derivative.

## 7. Differences

This chapter describes differences of this document to predecessor document "CDC1607F-E Automotive Controller Specification", Feb. 17, 2003, 6251-606-1AI.

#	Section	Description
1	Introduction	Table 1–1: "CDC16xxF Family Feature List" on page 3: Name and features of "Example E-Family" changed into "CDC1631F-E", Multiplier, 8 by 8 bit added.
		Fig. 1–1: "Block diagram of CDC1605F-E/CDC1607F-E" on page 8: Multiplier, 8 by 8 bit added
2	External Components	Value of C at RESETQ changed from 47 $\mu$ to 47 n, value of C at VREF changed from 10 $\mu$ to 10 n and text added.
3	Core Logic	Table 5–1: "Control byte source" on page 17: Updated / minimized
4	CPU, RAM, ROM and Bank- ing	Fig. 4–1: "Address Map" on page 16: Layout format corrected.
5	Differences	New Chapter

## 8. Data Sheet History

1. Advance Information: "CDC1607F-E Automotive Controller Specification", Feb. 17, 2003, 6251-608-1AI. First release of the advance information. Originally created for the HW version CDC1607F-E1.

2. Advance Information: "CDC1607F-E Automotive Controller Specification", March 31, 2003, 6251-608-2AI. Second release of the advance information. Originally created for the HW version CDC1607F-E2.

Micronas GmbH Hans-Bunte-Strasse 19 D-79108 Freiburg (Germany) P.O. Box 840 D-79008 Freiburg (Germany) Tel. +49-761-517-0 Fax +49-761-517-2174 E-mail: docservice@micronas.com Internet: www.micronas.com

Printed in Germany Order No. 6251-608-2AI All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use.

Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes.

No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.