

CLC405

CLC405 Low Cost, Low Power, 110MHz Op Amp with Disable

Check for Samples: CLC405

FEATURES

- Low cost
- Very low input bias current:100nA
- High input impedance: 6MΩ
- 110MHz –3dB bandwidth (A_v=+2)
- Low power: I_{cc}=3.5mA
- Ultra fast enable/disable times
- High output current: 60mA

APPLICATIONS

- Desktop video systems
- Multiplexers
- Video distribution
- Flash A/D driver
- High speed switch/driver
- High source impedance applications
- Peak detector circuits
- Professional video processing
- High resolution monitors

Figure 1. Frequency Response ($A_V = +2V/V$)



DESCRIPTION

The CLC405 is a low cost, wideband (110MHz) op amp featuring a TTL-compatible disable which quickly switches off in 18ns and back on in 40ns. While disabled, the CLC405 has a very high input/output impedance and its total power consumption drops to a mere 8mW. When enabled, the CLC405 consumes only 35mW and can source or sink an output current of 60mA. These features make the CLC405 a versatile, high speed solution for demanding applications that are sensitive to both power and cost.

Utilizing National's proven architectures, this current feedback amplifier surpasses the performance of alternative solutions and sets new standards for low power at a low price. This power conserving op amp achieves low distortion with -72dBc and -70dBc for second and third harmonics respectively. Many high source impedance applications will benefit from the CLC405's $6M\Omega$ input impedance. And finally, designers will have a bipolar part with an exceptionally low 100nA non-inverting bias current.

With 0.1dB flatness to 50MHz and low differential gain and phase errors, the CLC405 is an ideal part for professional video processing and distribution. However, the 110MHz -3dB bandwidth ($A_V = +2$) coupled with a 350V/µs slew rate also make the CLC405 a perfect choice in cost sensitive applications such as video monitors, fax machines, copiers, and CATV systems.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

CLC405

ÈXAS NSTRUMENTS

www.ti.com

Connection Diagram



Typical Application



*NOTE: Selectable gains can be changed by using different ${\rm R}_{\rm g}$ resistors.





Figure 4. Channel Switching



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



SNOS815E - MAY 2004 - REVISED SEPTEMBER 2011

www.ti.com

Absolute Maximum Ratings (1)

Supply Voltage (V _{CC})	±7V
I _{OUT} is short circuit protected to ground	
Common Mode Input Voltage	±V _{CC}
Junction Temperature	+150°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (soldering 10 sec)	+300°C

(1) "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Operating Ratings

Thermal Resistance					
Package	(θ _{JC})	(θ _{JA})			
MDIP	75°C/W	130°C/W			
SOIC	130°C/W	150°C/W			



SNOS815E-MAY 2004-REVISED SEPTEMBER 2011

www.ti.com

Electrical Characteristics

 A_V = +2, R_f = 3480: V_{CC} = ±5V, R_L = 1000 unless specified

Notes	tes Parameter		Conditions	Тур	Min/Max (1)			Units
Ambient Temperature		CLC405AJ	+25°C	+25°C	0 to 70°C	−40 to 85°C		
Frequenc	y Domain Response	*		,,		• •		
	−3dB Bandwidth		V _{OUT} <1.0V _{PP}	110	75	50	45	MHz
(2)			$V_{OUT} < 5.0 V_{PP}$	42	31	27	26	MHz
	-3dB Bandwidth A _V = +1		V_{OUT} <0.5 V_{PP} (R _f = 2K)	135	_	-	_	MHz
	±0.1dB Bandwidth		$V_{OUT} < 1.0 V_{PP}$	50	15	-	-	MHz
	Gain Flatness		V _{OUT} <1.0V _{PP}					
	Peaking		DC to 200MHz	0	0.6	0.8	1.0	dB
	Rolloff		<30MHz	0.05	0.3	0.4	0.5	dB
	Linear Phase Deviation		<20MHz	0.3	0.6	0.7	0.7	deg
	Differential Gain		NTSC, $R_L = 150\Omega$	0.01	0.03	0.04	0.05	%
(3)			NTSC, $R_L = 150\Omega$	0.01				%
-	Differential Phase		NTSC, $R_L=150\Omega$	0.25	0.4	0.5	0.55	deg
(3)			NTSC, $R_L = 150\Omega$	0.08				deg
Time Dom	nain Response							
	Rise and Fall Time		2V Step	5	7.5	8.2	8.4	ns
	Settling Time to 0.05%		2V Step	18	27	36	39	ns
	Overshoot		2V Step	3	12	12	12	%
	Slew Rate	$A_V = +2$	2V Step	350	260	225	215	V/µs
		A _V = −1	1V Step	650	-	-	-	V/µs
Distortion	And Noise Response	-						
(4)	2nd Harmonic Distortion		2V _{PP} , 1MHz/10MHz	-72/-52	-46	-45	-44	dBc
(4)	3rd Harmonic Distortion		2V _{PP} , 1MHz/10MHz	-70/-57	-50	-47	-46	dBc
	Equivalent Input Noise Non-Inverting Voltage Inverting Current							
			>1MHz	5	6.3	6.6	6.7	nV/√Hz
			>1MHz	12	15	16	17	pA/√Hz
	Non-Inverting Current		>1MHz	3	3.8	4	4.2	pA/√Hz
Static DC	Performance							•
(5)	Input Offset Voltage			1	5	7	8	mV
	Average Drift			30	50		50	µV/⁰C
(5)	Input Bias Current		Non-Inverting	100	900	1600	2800	nA
	Average Drift			3		8	11	nA/°C
(5)	Input Bias Current		Inverting	1	5	7	10	μA
	Average Drift			17		40	45	nA/°C
	Power Supply Rejection Ratio		DC	52	47	46	45	dB
	Common Mode Rejection Ratio		DC	50	45	44	43	dB
(5)	Supply Current		R _L = ∞	3.5	4.0	4.1	4.4	mA
(5)	Disabled		R _L = ∞	0.8	0.9	0.95	1	mA
Switching	DC Performance			5.0				
	Turn On Time			40	55	58	58	ns

(1) Max/min ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

(2) At temps <0°C, spec is guaranteed for $R_L 500\Omega$.

(3) An 825 Ω =pull-down resistor is connected between V_O and - V_{CC}

(4) Guaranteed at 10MHz

- (5) AJ-level: spec. is 100% tested at +25°C.
- 4 Submit Documentation Feedback



SNOS815E - MAY 2004 - REVISED SEPTEMBER 2011

Electrical Characteristics (continued)

 A_V = +2, R_f = 3480: V_{CC} = ±5V, R_L = 100 Ω unless specified

Notes	Parameter	Conditions	Тур	Min/Max (1)			Units
	Turn Off Time	to > 50dB attn. @ 10MHz	18	26	30	32	ns
	Off Isolation	10MHz	59	55	55	55	dB
	High Input Voltage	V _{IH}		2	2	2	V
	Low Input Voltage	V _{IL}		0.8	0.8	0.8	V
Miscellan	eous Performance		L.				
	Input Resistance	Non- Inverting	6	3	2.4	1	MΩ
	Input Resistance	Inverting	182				Ω
	Input Capacitance	Non- Inverting	1	2	2	2	pF
	Common Mode Input Range		±2.2	1.8	1.7	1.5	V
	Output Voltage Range	$R_L = 100\Omega$	+3.5,-2.8	+3.1,-2.7	+2.9,-2.6	+2.4,-1.6	V
	Output Voltage Range	R _L = ∞	+4.0,-3.3	+3.9,-3.2	+3.8,-3.1	+3.7,-2.8	V
	Output Current		40	40	38	20	mA
	Output Resistance, Closed Loop		0.06	0.2	0.25	0.4	Ω

TEXAS INSTRUMENTS

SNOS815E-MAY 2004-REVISED SEPTEMBER 2011

www.ti.com



6





SNOS815E - MAY 2004 - REVISED SEPTEMBER 2011

Typical Performance Characteristics (continued)

 $(A_V = +2, R_f = 348\Omega; V_{CC} = \pm 5V, R_L = 100\Omega$ Unless Specified).





Forward and Reverse Gain During Disable







 $(A_V = +2, R_f = 348\Omega; V_{CC} = \pm 5V, R_L = 100\Omega$ Unless Specified).







Frequency (Hz)

10k 100k 1M 10M 100M



Application Division

Feedback Resistor

The feedback resistor, R_f, determines the loop gain and frequency response for a current feedback amplifier. Unless otherwise stated, the performance plots and data sheet specify CLC405 operation with R_f of 348 Ω at a gain of +2V/V. Optimize frequency response for different gains by changing R_f. Decrease to peak frequency response and extend bandwidth. Increase R_f to roll off the frequency response and decrease bandwidth. Use a 2k Ω R_f for unity gain, voltage follower circuits.



Use application note OA-13 to optimize your R_f selection. The equations in this note are a good starting point for selecting R_f . The value for the inverting input impedance for OA-13 is approximately 182 Ω .

Enable/Disable Operation Using ±5V Supplies

The CLC405 has a TTL & CMOS logic compatible disable function. Apply a logic low (i.e. <0.8V) to pin 8, and the CLC405 is guaranteed disabled across its temperature range. Apply a logic high to pin 8, (i.e. >2.0V) and the CLC405 is guaranteed enabled. Voltage, not current, at pin 8 determines the enable/disable state of the CLC405.

Disable the CLC405 and its inputs and output become high impedances. While, disabled, the CLC405's guiescent power drops to 8mW.

Use the CLC405's disable to create analog switches or multiplexers. Implement a single analog switch with one CLC405 positioned between an input and output. Create an analog multiplexer with several CLC405s. Tie the outputs together and put a different signal on each CLC405 input.

Operate the CLC405 without connecting pin 8. An internal $20k\Omega$ pull-up resistor guarantees the CLC405 is enabled when pin 8 is floating.



Figure 5. Enable/Disable Operation for Single or Unbalanced Supply Operation

Figure 5 illustrates the internal enable/disable operation of the CLC405. When pin 8 is left floating or is tied to $+V_{CC}$, Q1 is on and pulls tail current through the CLC405 bias circuitry. When pin 8 is less than 0.8V above the supply midpoint, Q1 stops tail current from flowing in the CLC405 circuitry. The CLC405 is now disabled.

Disable Limitations

The feedback resistor, R_f , limits off isolation in inverting gain configurations. Do not apply voltages greater than $+V_{CC}$ or less than $-V_{EE}$ to pin 8 or any other pin.

Input - Bias Current, Impedance, and Source Termination Considerations

The CLC405 has:

- a 6MΩ non-inverting input impedance.
- a 100nA non-inverting input bias current.

If a large source impedance application is considered, remove all parasitic capacitance around the non-inverting input source traces. Parasitic capacitances near the input and source act as a low-pass filter and reduce bandwidth

Current feedback op amps have uncorrelated input bias currents. These uncorrelated bias currents prevent source impedance matching on each input from canceling offsets. Refer to application note OA-07 of the data book to find specific circuits to correct DC offsets.

Layout Considerations

Whenever questions about layout arise, USE THE EVALUATION BOARD AS A TEMPLATE.

CLC405



SNOS815E-MAY 2004-REVISED SEPTEMBER 2011

www.ti.com

Use the CLC730013 and CLC730027 evaluation boards for the DIP and SOIC respectively. These board layouts were optimized to produce the typical performance of the CLC405 shown in the data sheet. To reduce parasitic capacitances, the ground plane was removed near pins 2,3, and 6. To reduce series inductance, trace lengths of components and nodes were minimized.

Parasitics on traces degrade performance. Minimize coupling from traces to both power and ground planes. Use low inductive resistors for leaded components.

Do not use dip sockets for the CLC405 DIP amplifiers. These sockets can peak the frequency domain response or create overshoot in the time domain response. Use flush-mount socket pins when socketing is necessary. The 730013 circuit board device holes are sized for Cambion P/N 450-2598 socket pins or their functional equivalent.

Insert the back matching resistor (R_{OUT}) shown in Figure 6 when driving coaxial cable or a capacitive load. Use the plot in the typical performance section labeled "Settling Time vs. Capacitive Load" to determine the optimum resistor value for R_{OUT} for different capacitive loads. This optimal resistance improves settling time for pulse-type applications and increases stability.



Figure 6.

Use power-supply bypassing capacitors when operating this amplifier. Choose quality 0.1μ F ceramics for C₁ and C₂. Choose quality 6.8μ F tantalum capacitors for C₃ and C₄. Place 0.1μ F capacitors within 0.1 inches from the power pins. Place the 6.8μ F capacitors within 3/4 inches from the power pins.

Video Performance vs. I_{EX}

Improve the video performance of the CLC405 by drawing extra current from the amplifier output stage. Using a single external resistor as shown in Figure 8, you can adjust the differential phase. Video performance vs. I_{EX} is illustrated below in Graph 1. This graph represents positive video performance with negative synchronization pulses.



Figure 7. Differential Gain & Phase vs. I_{EX}





Figure 8.

The value for R_{pd} in Figure 8 is determined by:

$$R_{PD} = \frac{5}{I_{EX}}$$

(1)

at ±5V supplies.

Wideband Digital PGA

As shown on the front page, the CLC405 is easily configured as a digitally controlled programmable gain amplifier. Make a PGA by configuring several amplifiers at required gains. Keep R_f near 348 Ω and change R_g for each different gain. Use a TTL decoder that has enough outputs to control the selection of different gains and the buffer stage. Connect the buffer stage like the buffer on the front page. The buffer isolates each gain stage from the load and can produce a gain of zero for a gain selection of zero. Use of an inverter (7404) on the buffer disable pin to keep the buffer operational at all gains except zero. Or float the buffer disable pin for a continuous enable state.

Amplitude Equalization

Sending signals over coaxial cable greater than 50 meters in length will attenuate high frequency signal components. Equalizers restore the attenuated components of this signal. The circuit in Figure 9, is an op amp equalizer. The RC networks peak the response of the CLC405 at higher frequencies. This peaking restores cable-attenuated frequencies. Graph 2 shows how the equalizer actually restores a digital word through 150 meters of coaxial cable.







Figure 10. Graph 2. Digital Word Amplitude Equalization

The values used to produce Graph 2 are:

R_g= 348Ω

 $R_1 = 450\Omega$

 $C_1 = 470 pF$

 $R_2 = 90\Omega$

Amplitude Equalizer

Place the first zero (fz₁) at some low frequency (540 khz for Graph 2). R1 & C1 produce a pole (fp₁ @ 750khz) that cancels fz₁. Place a second zero at a higher frequency (fz₂ @ 12Mhz). R2 & C2 provide a canceling pole (of $fp_2 = 25Mhz$).

Graph 3 shows the closed loop response of the op amp equalizer with equations for the poles, zeros, and gains.



Figure 11. Graph 3. Closed Loop Equalizer Frequency Response

Note: For very high frequency equalization, us a higher bandwidth part (i.e., CLC44X).

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated