

# Comlinear CLC407 Low-Cost, Low-Power Programmable Gain Buffer with Disable

### **General Description**

The Comlinear CLC407 is a low-cost, high-speed (110MHz) buffer which features user-programmable gains of +2, +1, and -1 V/V. This high-performance part has the added versatility of a TTL-compatible disable which quickly switches the buffer off in 18ns and back on in 40ns. The CLC407's high 60mA output current, coupled with its ultra-low 35mW power consumption makes it the ideal choice for demanding applications that are sensitive to both power and cost.

Utilizing Comlinear's proven architectures, this current feedback amplifier surpasses the performance of alternate solutions with a closed-loop design that produces new standards for buffers in gain accuracy, input impedance, and input bias currents. The CLC407's internal feedback network provides an excellent gain accuracy of 0.1%. High source impedance applications will benefit from the CLC407's 6M $\Omega$  input impedance along with its exceptionally low 100nA input bias current.

With 0.1dB flatness to 30MHz and low differential gain and phase errors, the CLC407 is very useful for professional video processing and distribution. A 110MHz -3dB bandwidth coupled with a 350V/µs slew rate also make the CLC407 a perfect choice in cost-sensitive applications such as video monitors, fax machines, copiers, and CATV systems. Back-terminated video applications will especially appreciate +2 gains which require no external gain components reducing inventory costs and board space.

### Features

- Low-cost
- High output current: 60mA
- High input impedance: 6MΩ
- Gains of ±1, +2 with no external components
- Low power: I<sub>cc</sub> = 3.5mA
- Ultra-fast enable/disable times
- Very low input bias currents: 100nA
- Excellent gain accuracy: 0.1%
- High speed: 110MHz -3dB BW

### Applications

- Desktop video systems
- Multiplexers
- Video distribution
- Flash A/D driver
- High-speed switch/driver
- High-source impedance applications
- Peak detector circuits
- Professional video processing
- High resolution monitors

#### Frequency Response (A<sub>V</sub> = +2V/V)



#### Frequency (MHz)



© 1996 National Semiconductor Corporation Printed in the U.S.A.

http://www.national.com

PARAMETERS	Characteristics CONDITIONS	TYP	MIN	MAX RATIN		UNITS	NOTES
Ambient Temperature	CLC407AJ	+25°C	+25°C	0 to 70°C	-40 to 85°C		
FREQUENCY DOMAIN RESPONSE							
-3dB bandwidth	$V_{out} < 1.0V_{pp}$	110	75	50	45	MHz	В
	$V_{out} < 5.0 V_{pp}$	42	31	27	26	MHz	1
±0.1dB bandwidth	$V_{out} < 1.0V_{pp}$	30	15			MHz	
gain flatness	$V_{out} < 1.0V_{pp}$						
peaking	DC to 200MHz	0	0.4	0.6	0.8	dB	В
rolloff	<30MHz	0.1	0.5	0.65	0.7	dB	В
linear phase deviation	<20MHz NTSC, RL=150Ω	0.3	0.6	0.7	0.7 0.07	deg %	
differential gain	NTSC, RL=150 $\Omega$ (Note 2)	0.03 0.01	0.05	0.06	0.07	%	2
differential phase	NTSC, RL=150 $\Omega$ (Note 2)	0.01	0.4	0.5	0.55	deg	2
uncremia phase	NTSC, RL=150Ω (Note 2)	0.08	0.4	0.0	0.00	deg	2
TIME DOMAIN RESPONSE		0.00				uog	
rise and fall time	2V step	5	7.5	8.2	8.4	ns	
settling time to 0.05%	2V step 2V step	18	27	36	39	ns	
overshoot	2V step	3	12	12	12	%	
slew rate $AV = +2$	2V step	350	260	225	215	V/µs	
AV = -1	1V step	650		_	_	V/µs	
DISTORTION AND NOISE RESP	ONSE						
2nd harmonic distortion	2V <sub>pp</sub> , 1MHz/10MHz	-72/-52	-46	-45	-44	dBc	B, C
3rd harmonic distortion	2V <sub>pp</sub> , 1MHz/10MHz	-70/-57	-50	-47	-46	dBc	B, C
equivalent input noise	_ pp,						_, _
non-inverting voltage	>1MHz	5	6.3	6.6	6.7	nV∕√Hz	
inverting current	>1MHz	12	15	16	17	pA/√Hz	
non-inverting current	>1MHz	3	3.8	4	4.2	pA∕√Hz	
STATIC DC PERFORMANCE							
input offset voltage		1	5	7	8	mV	
average drift		30		50	50	μV/°C	
input bias current	non-inverting	100	900	1600	2800	nA	A
average drift		3		8	11	nA/°C	
input bias current	inverting	1	5	6	8	μΑ	
average drift		17	10	40	45	nA∕°C	
output offset voltage		2.5	13	17	19	mV	A,3
amplifier gain error internal feedback resistor (R <sub>f</sub> )		±0.1% 250	±1.0% ±20%	±1.0%	±1.0%	V/V Ω	A
power supply rejection ratio	DC	230 52	±20 %	46	45	dB	В
common-mode rejection ratio	DC	50	45	44	43	dB	D
supply current	R <sub>L</sub> =∞	3.5	4.0	4.1	4.4	mA	А
disabled	R <sub>L</sub> =∞	0.8	0.9	0.95	1	mA	A
SWITCHING PERFORMANCE	L						
turn on time		40	55	58	58	ns	
turn off time	to >50dB attn. @ 10MHz	18	26	30	32	ns	
off isolation	10MHz	85	80	80	80	dB	
high input voltage	V <sub>IH</sub>	-	2	2	2	V	
low input voltage	V <sub>IL</sub>		0.8	0.8	0.8	V	
MISCELLANEOUS PERFORMANCE							
input resistance	non-inverting	6	3	2.4	1	MΩ	
input capacitance	non-inverting	1 1	2	2	2	pF	
common mode input range	5	±2.2	1.8	1.7	1.5	V	
output voltage range	R <sub>L</sub> =∞	+4.0,-3.3	+3.9,-3.2	+3.8,-3.1	+3.7,-2.8	V	
output current	-	60	44	38	20	mA	
output resistance, closed loop		0.06	0.2	0.25	0.4	Ω	

Recommended gain range ±1, +2 V/V

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

## **Absolute Maximum Ratings**

supply voltage	±7V
Iout is short circuit protected to ground	
common-mode input voltage	±Vcc
maximum junction temperature	+175°C
storage temperature range	-65°C to +150°C
lead temperature (soldering 10 sec)	+300°C

## Notes

1) At temps < 0°C, spec is guaranteed for  $R_L = 500\Omega$ . 2) An 825 $\Omega$  pull-down resistor is connected between V<sub>o</sub> and -V<sub>cc</sub>. 3) Source impedance 1k $\Omega$ .

A) J-level: spec is 100% tested at +25°C, sample tested at +85°C. LC/MC-level: spec is 100% wafer probed at +25°C.

B) J-level: spec is sample tested at +25°C.

2



## CLC407 Typical Performance Characteristics ( $A_V = +2$ , $R_f = 250\Omega$ : $V_{cc} = \pm 5V$ , $R_L = 100\Omega$ unless specified)



#### **Closed Loop Gain Selection**

The CLC407 is a current feedback op amp with  $R_f = R_g = 250\Omega$  on chip (in the package). Select from three closed loop gains without using any external gain or feedback resistors. Implement gains of +2, +1, and -1V/V by connecting pins 2 and 3 as described in the chart below.

Gain	Input Cor	nnections
Acl	Non-Inverting (pin3)	Inverting (pin2)
-1V/V	ground	input signal
+1V/V	input signal	NC (open)
+2V/V	input signal	ground

The gain accuracy of the CLC407 is excellent and stable over temperature change. The internal gain setting resistors,  $R_f$  and  $R_g$  are diffused silicon resistors with a process variation of  $\pm 20\%$  and a temperature coefficient of ~ 2000ppm/°C. Although their absolute values change with processing and temperature, their ratio ( $R_f/R_g$ ) remains constant. If an external resistor is used in series with  $R_g$ , gain accuracy over temperature will suffer .

#### Non-Inverting Unity Gain Considerations ( $A_v = +1V/V$ )

Achieve a gain of +1V/V by removing all resistive and capacitive connections between pin 2 and ground plane. Any capacitive coupling between pin 2 and ground will cause high frequency peaking in the frequency domain response and overshoot in the time domain response. Minimize this capacitive coupling during layout by removing ground plane near pins 1, 2, and 3. This minimization should produce a response similar to the plot labeled "open" in Graph 1. If desired flatness is greater than plot "open" in Graph 1, two options remain to further flatten the frequency response. First, try shorting the inverting input (pin 2) to the non-inverting input (pin 3). This response is labeled "short" in Graph 1. Next, try inserting a  $300\Omega$  resistor **R** between the non-inverting input (pin 2) as shown in Figure 1. This response is labeled " $300\Omega$ " in Graph 1. Notice an "open" produces a response with obvious peaking and maximum bandwidth, a "short" minimizes peaking and bandwidth, and finally  $300\Omega$  slightly extends bandwidth with minimal peaking.





## Enable/Disable Operation Using ±5V Supplies

The CLC407 has a TTL & CMOS logic compatible disable function. Apply a logic low (i.e. < 0.8V) to pin 8, and the CLC407 is guaranteed disabled across its temperature range. Apply a logic high to pin 8, (i.e. > 2.0V) and the CLC407 is guaranteed enabled. Voltage, not current, at pin 8 determines the enable/disable state of the CLC407.

Disable the CLC407 and its inputs and output become high impedances. While disabled, the CLC407's quiescent power drops to 8mW.

Use the CLC407's disable to create analog switches or multiplexers. Implement a single analog switch with one CLC407 positioned between an input and output. Create an analog multiplexer with several CLC407s. Tie the outputs together and put a different signal on each CLC407 input.

Operate the CLC407 without connecting pin 8. An internal  $20k\Omega$  pull-up resistor guarantees the CLC407 is enabled when pin 8 is floating.

#### Enable/Disable Operation for Single or Unbalanced Supply Operation



#### Figure 2

Figure 2 illustrates the internal enable/disable operation of the CLC407. When pin 8 is left floating or is tied to  $+V_{cc}$ ,  $Q_1$  is on and pulls tail current through the CLC407 circuitry. When pin 8 is less than 0.8V above the supply mid-point,  $Q_1$  stops tail current from flowing in the bias circuitry. The CLC407 is now disabled.

#### **Disable Limitations**

The internal feedback resistor,  $R_f$  limits off isolation in inverting gain configurations. Do not apply voltages greater than +V<sub>cc</sub> or less than -V<sub>ee</sub> to pin 8.

### Input - Bias Current, Impedances, and Source Termination Considerations

The CLC407 has:

- a 6M  $\Omega$  non-inverting input impedance.
- 100nA non-inverting input bias current.

If a large source impedance application is considered, remove all parasitic capacitance around the non-inverting input and source traces. Parasitic capacitances near the input and source act as a low-pass filter and reduce bandwidth.

Current feedback op amps have uncorrelated input bias currents. These uncorrelated bias currents prevent source impedance matching on each input from cancelling offsets. Refer to application note OA-07 of the data book to find specific circuits to correct DC offsets.

#### Layout Considerations

Whenever questions about layout arise, USE THE EVALUATION BOARD AS A TEMPLATE.

Use the 730013 and 730026 evaluation boards for the DIP and SOIC respectively. These board layouts were optimized to produce the typical performance of the CLC407 shown in the data sheet. To reduce parasitic capacitances, the ground plane was removed near pins 2, 3, and 6. To reduce series inductance, trace lengths of components and nodes were minimized.

Parasitics on traces degrade performance. Minimize coupling from traces to both power and ground planes. Use low inductance resistors for leaded components .

Do not use dip sockets for the CLC407 DIP amplifiers. These sockets can peak the frequency domain response or create overshoot in the time domain response. Use flush-mount socket pins if socketing cannot be avoided. The 730013 circuit board device holes are sized for Cambion P/N 450-2598 socket pins or their functional equivalent.

Insert the back matching resistor  $R_{out}$  shown in Figure 3 when driving coaxial cable or a capacitive load. Use the plot in the typical performance section labeled "Settling Time vs. Capacitive Load" to determine the optimum resistor value for  $R_{out}$  for different capacitive loads. This optimal resistance improves settling time for pulse-type applications and increases stability.



Figure 3

Use power-supply bypassing capacitors when operating this amplifier. Choose quality  $0.1\mu$ F ceramics for C<sub>1</sub> and C<sub>2</sub>. Choose quality  $6.8\mu$ F tantalum capacitors for C<sub>3</sub> and C<sub>4</sub>. Place the  $0.1\mu$ F capacitors within 0.1 inches from the power pins. Place the  $6.8\mu$ F capacitors within 3/4 inches from the power pins.

#### Special Evaluation Board Considerations for the CLC407

To optimize off-isolation of the CLC407, cut the  $R_f$  trace on both the 730013 and the 730027 evaluation boards. This cut minimizes capacitive feedthrough between the input and the output. Figure 4 shows where to cut both evaluation boards for improved off-isolation.



Figure 4

#### Video Performance vs. I<sub>EX</sub>

Improve the video performance of the CLC407 by drawing extra current from the amplifier's output stage. Using a single external resistor as shown in Figure 5, you can adjust the differential phase. Video performance vs.  $I_{EX}$  is illustrated below in Graph 2. This graph represents positive video performance with negative synchronization pulses.



Graph 2

The value for Rpd in Figure 5 is determined by:

$$R_{pd} = \frac{5}{I_{EX}}$$

at ±5V supplies.



Figure 5

#### Video Cable Driver

The CLC407 was designed to produce exceptional video performance at all three closed-loop gains. At the non-inverting gain of 2V/V configuration, back terminate the cable using  $R_{out}$ . A typical cable driving configuration is shown below in Figure 6.



Figure 6

#### N:1 Mux Cable Driver

The CLC407 is capable of multiplexing several signals on a single analog output bus. The front page shows how a 2:1 multiplexer is implemented. An N:1 multiplexer is implemented in an analogous fashion by using an N:1 decoder to enable/disable the appropriate number of CLC407's.

Package Thermal Resistance			
Package	θјс	θjΑ	
Plastic (AJP) Surface Mount (AJE) CerDip	75°/W 130°/W 65°/W	125°/W 150°/W 155°/W	

Ordering Information			
Model	Temperature Range	Description	
CLC407AJP CLC407AJE CLC407AIB CLC407ALC CLC407A8B CLC407AMC	-40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -55°C to +125°C -55°C to +125°C	8-pin PDIP 8-pin SOIC 8-pin CerDIP dice 8-pin CerDIP, MIL-STD-883 dice, MIL-STD-883	

Contact factory for other packages and DESC SMD number.

This page intentionally left blank.

#### **Customer Design Applications Support**

National Semiconductor is committed to design excellence. For sales, literature and technical support, call the National Semiconductor Customer Response Group at **1-800-272-9959** or fax **1-800-737-7018**.

#### Life Support Policy

National's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of National Semiconductor Corporation. As used herein:

- 1. Life support devices or systems are devices or systems which, a) are intended for surgical implant into the body, or b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

Europe Fax: (+49) 0-180-530 85 86 E-mail: europe.support.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Francais Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block Ocean Centre, 5 Canton Road Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 
 National Semiconductor

 Japan Ltd.

 Tel: 81-043-299-2309

 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.