

COP401L-X13/COP401L-R13 ROMless N-Channel Microcontroller

General Description


The COP401L-X13/COP401L-R13 ROMless Microcontrollers are members of the COPS™ family of microcontrollers, fabricated using N-channel, silicon gate MOS technology. The COP401L-X13/COP401L-R13 contain CPU, RAM, I/O and are identical to a COP413L device except the ROM has been removed and pins have been added to output the ROM address and to input the ROM data. In a system the COP401L-X13/COP401L-R13 will perform exactly as the COP413L. This important benefit facilitates development and debug of a COP program prior to masking the final part.

There are two clock oscillator configurations available. The crystal oscillator configuration is called COP401L-X13 and the RC oscillator configuration is called COP401L-R13.

Features

- Circuit equivalent of COP413L
- Low cost
- Powerful instruction set
- 512 × 8 ROM, 32 × 4 RAM
- Two-level subroutine stack
- 16 µs instruction time
- Single supply operation (4.5-5.5V)
- Low current drain (8 mA max)
- Internal binary counter register with serial I/O
- MICROWIRE™ compatible serial I/O
- General purpose outputs
- Software/hardware compatible with other members of COP400 family
- Pin-for-pin compatible with COP402 and COP404L
- High noise immunity inputs (V_{IL} = 1.2V, V_{IH} = 3.6V)

Block Diagram



**COP401L-X13 only

FIGURE 1

1-247

COP401L-X13/COP401L-R13 Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin Relative to GND

Ambient Operating Temperature 0°C to +70°C -65°C to +150°C Ambient Storage Temperature

Lead Temp. (Soldering, 10 seconds)

Total Source Current Total Sink Current

0.3 Watt at 70°C

25 mA

Power Dissipation COP413L

40 mA

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

300°C DC Electrical Characteristics $0^{\circ}C \le T_{A} \le +70^{\circ}$, $4.5V \le V_{CC} \le 5.5V$ unless otherwise noted.

-0.3 to +7 V

Parameter	Conditions	Min	Max	Units
Standard Operating Voltage (Vcc)	(Note 1)	4.5	5.5	V
Power Supply Ripple	Peak to Peak		0.4	. v
Operating Supply Current	All Inputs and Outputs Open		8	mA
Input Voltage Levels CKI Input Levels Ceramic Resonator Input (÷8)				
Logic High (V _{IH}) Logic Low (V _{IL})	(Oak-147-1	3.0	0.4	v v
CKI (RC), Reset Input Levels Logic High Logic Low	(Schmitt Trigger Input)	0.7 V _{CC}	0.6	V
SO Input Level (Test Mode) IP0-IP7, SI Input Level	(Note 2)	2.5	٠.	. V
Logic High Logic Low L. G Inputs	(TTL Level)	2.0	0.8	V V
Logic High Logic Low	(High Trlp Levels)	3.6	1.2	V V
Input Capacitance			7	pF
Reset Input Leakage		-1	+1	μА
Output Current Levels Output Sink Current (I _{OL})				
SO and SK Outputs	V _{OL} = 0.4V	0.9	, i	, mA
L0-L7 Outputs, G0-G3	V _{OL} = 0.4V	0.4		mA
CKO IP0-IP7, P8, SKIP, AD/DATA	$V_{OL} = 0.4V$ $V_{OL} = 0.4V$	0.2 1.6		mA mA
Output Source Current (IOH)	105 3.77			
L0-L7 G0-G3, SO, SK	V _{OH} = 2.4V	-25		μΑ
IP0-IP7, P8, SKIP, AD/DATA	V _{OH} = 2.4V	-25		μA
SO, SK	V _{OH} = 1.0V	-1.2		mA
IP0-IP7, P8, SKIP, AD/DATA	V _{OH} = 1.0V	-1.2		mA
SI Input Load Source Current	V _{IL} = 0V	-10	-140	μА
Total Sink Current Allowed				
L7-L4, G Port			4	mA
L3-L0			4	mA
Any Other Pin			2.0	mA
Total Source Current Allowed				
Each Pin			1.5	mA.

Note 1: V_{CC} voltage change must be less than 0.5V in a 1 ms period to maintain proper operation.


Note 2: SO output "0" level must be less than 0.8V for normal operation.

AC Electrical Characteristics	$0^{\circ}C \le T_A \le 70^{\circ}C$, $4.5V \le V_{CC} \le 5.5V$
--------------------------------------	---

Parameter	Conditions	Min	Max	Units
Instruction Cycle Time - t _c		16	40	μs
СКІ	1			
Input Frequency - fi	÷ 8 Mode	0.2	0.5	MHz
Duty Cycle	· ·	30	60	%
Rise Time	fi = 0.5 MHz		500	ns
Fall Time			200	ns
CKI Using RC (÷ 4)	$R = 56 k\Omega \pm 5\%$	1		
	$C = 100 pF \pm 10\%$	Ĭ		
Instruction Cycle Time (Note 1)	·	16	28	μs
Inputs:				
G3-G0, L7-L0			[
†SETUP		8.0		μs
thold		1.3		μs
SI, IP0-IP7	·	1	j	
t _{SETUP}		2.0		μs
thold		1.0		μs
Output Propagation Delay	Test Condition:			
	C _L = 50 pF, V _{OUT} = 1.5V	l		
SO, SK Outputs	$R_L = 20 k\Omega$		ľ	
tpd1, tpd0	_		4.0	μs
L, G Outputs	$R_L = 20 k\Omega$			•
tpd1, tpd0			5.6	μs
IP0-IP7, P8, SKIP	$R_L = 5 k\Omega$			•
tpd1, tpd0	_		7.2	μs

Note 1: Variation due to the device included.

Connection Diagram



TL/DD/8528-2

FIGURE 2
Order Number COP401L-X13N or COP401L-R13N
See NS Package Number N40A

Pin Descriptions

Pin	Description
L7-L0	8 bidirectional I/O ports
G ₃ -G ₀	4 bidirectional I/O ports
SI	Serial input (or counter input)
so	Serial output (or general purpose output)
SK.	Logic-controlled clock (or general
]	purpose output)
AD/DATA	Address out/data in flag
СКІ	System oscillator input
СКО	System oscillator output or NC
RESET	System reset input
Vcc	Power supply
GND	Ground
IP7-IP0	8 bidirectional ROM address and data ports
P8	Most significant ROM address bit output
SKIP	Instruction skip output

Timing Waveform




FIGURE 3. Input/Output Timing Diagram

Development Support

The MOLE (Microcontroller On Line Emulator) is a low cost development system and real time emulator for COP's products. They also include TMP, 8050, and the new 16-bit HPC Microcontroller Family. The MOLE provides effective support for the development of both software and hardware in the user's application.

The purpose of the MOLE is to provide a tool to write and assemble code, emulate code for the target microcontroller and assist in debugging of the system.

The MOLE can be connected to various hosts, IBM PC STARPLEXTM, Kaypro, Apple, and Intel Systems, via RS-232 port. This link facilitate the up loading/down loading of code, supports host assembly and mass storage.

The MOLE consists of three parts; brain, personality and optional host software.

The brain board is the computing engine of the system. It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, from programming and diagnostic operation. It has three serial ports which can be connected to a terminal, host system, printer, modem or to other MOLE's in a multi-MOLE environment.

The personality board contains the necessary hardware and firmware needed to emulate the target microcontroller. The emulation cable which replaces the target controller attaches to this board. The software contains a cross assembler and communications program for up loading and down loading code from the MOLE.

MOLE Ord	ering information	
P/N	Description	
MOLE-BRAIN	MOLE Computer Board	
MOLE-COPS-PB1	COPS' Personality Board	
MOLE-XXX-YYY	Optional Software	
Where XXX = COPS, TMI	P, 8050, or HPC	
YYY = Host Syste	om, IBM, APPLE, KAY (Kaypro),	

Functional Description

A block diagram of the COP401L-X13/COP401L-R13 is given in *Figure 1*. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2 volts). When a bit is reset, it is a logic "0" (less than 0.8 volts).

PROGRAM MEMORY

Program Memory consists of a 512-byte external memory. As can be seen by an examination of the COP401L-X13/COP401L-R13 instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words each.


ROM addressing is accomplished by a 9-bit PC register. Its binary value selects one of the 512 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9-bit binary count value. Two levels of subroutine nesting are implemented by the 9-bit subroutine save registers, SA and SB, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the instruction Decode, Control and Skip Logic circuitry.

DATA MEMORY

Data memory consists of a 128-bit RAM, organized as 4 data registers of 8 4-bit digits. RAM addressing is implemented by a 6-bit B register whose upper 2 bits (Br) select 1 of 4 data registers and lower 3 bits of the 4-bit Bd select 1 of 8 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the XAD 3,15 instruction.

The most significant bit of Bd is not used to select a RAM digit. Hence each physical digit of RAM may be selected by two different values of Bd as shown in *Figure 4* below. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 and 15, but NOT between 7 and 8 (see Table 3).



TL/DD/8528-4

FIGURE 4. RAM Digit Address to Physical RAM Digit Mapping

INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the B register, to load 4 bits of the 8-bit Q latch data, to input 4 bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions of the COP401L-X13/COP401L-R13, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below).

The G register contents are outputs to 4 general-purpose bidirectional I/O ports.

The Q register is an internal, latched, 8-bit register, used to hold data loaded from M and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.)

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M.

The SIO register functions as a 4-bit serial-in-/serial-out shift register or as a binary counter depending on the contents of the EN Register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.

The XAS instruction copies C into the SKL Latch. In the counter mode, SK is the output of SKL in the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.

The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN registers (EN₃-EN₀).

- 1. The least significant bit of the enable register, EN₀, selects the SIO Register as either a 4-bit shift register or a 4-bit binary counter. With EN₀ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") occurring on the SI Input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO Output is equal to the value of EN₃. With EN₀ reset, SIO is a serial shift register shifting left each instruction cycle time. The data pesent at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
- 2. EN₁ is not used. It has no effect on COP401L-X13/COP401L-R13 operation.
- With EN₂ set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN₂ disables the L drivers, placing the L I/O ports in a high impedance input state.

Functional Description (Continued)


TABLE I. Enable Register Modes - Bits EN3 and EN0

EN ₃	EN ₀	SIO	SI	so	SK
0 -	0	Shift Register	Input to Shift	0	If SKL=1, SK=Clock
			Register		If SKL=0, SK=0
1	0	Shift Register	Input to Shift	Serial	If SKL=1, SK=Clock
			Register	Out	If SKL=0, SK=0
0	1 -	Binary Counter	Input to Binary	0	If SKL=1, SK=1
	,	•	Counter		If $SKL=0$, $SK=0$
1	1	Binary Counter	Input to Binary	1	If $SKL = 1$, $SK = 1$
			Counter		If SKL=0, SK=0

4. EN₃, in conjunction with EN₀, affects the SO output. With EN₀ set (binary counter option selected) SO will output the value loaded into EN₃. With EN₀ reset (serial shift register option selected), setting EN₃ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN₃ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0". Table 1 provides a summary of the modes associated with EN₃ and EN₀.

INITIALIZATION

The Reset Logic will initialize (clear) the device upon power-up if the power supply rise time is less than 1 ms and greater than 1 µs. If the power supply rise time is greater than 1 ms, the user must provide an external RC network and diode to the RESET pin as shown below (Figure 5). The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to V_{CC}. Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instruction cycle times.



TL/DD/8528-5

Figure 5. Power-Up Clear Circuit

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.

EXTERNAL MEMORY INTERFACE

The COP401L-X13/COP401L-R13 is designed for use with an external Program Memory. This memory may be implemented using any devices having the following characteristics:

- 1. random addressing
- 2. TTL-compatible TRI-STATE® outputs

- 3. TTL-compatible inputs
- 4. access time = $5 \mu s max$.


Typically these requirements are met using bipolar or MOS PROMs.

During operation, the address of the next instruction is sent out on P8 and IP7 through IP0 during the time that AD/DATA is high (logic "1" = address mode). Address data on the IP lines is stored into an external latch on the high-to-low transition of the AD/DATA line; P8 is a dedicated address output, and does not need to be latched. When AD/DATA is low (logic "0" = data mode), the output of the memory is gated onto IP7 through IP0, forming the input bus. Note that the AD/DATA output has a period of one instruction time, a duty cycle of approximately 50%, and specifies whether the IP lines are used for address output or instruction input.

OSCILLATOR

There are two basic clock oscillator configurations available as shown by Figure 6.

- a. The COP401L-X13 is a Resonator Controlled Oscillator.
 CKI and CKO are connected to an external ceramic resonator. The instruction cycle frequency equals the resonator frequency divided by 8.
- b. The COP401L-R13 is a RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO becomes no connection.



TL/DD/8528-6

FIGURE 6. COP401L-X13/COP401L-R13 Oscillator

Functional Description (Continued)






FIGURE 7. Input and Output Configurations

Ceramic Resonator Oscillator

Resonator		Compon	ent Values	
Value	R1 (Ω)	R2 (Ω)	C1 (pF)	C2 (pF)
455 kHz	4.7k	1M	220	220

RC Controlled Oscillator

R (kΩ)	C (pF)	instruction Cycle Time (in µs)
51	100	19 ± 15%
82	56	19 ± 13%

Note: 200 kΩ≥R≥25 kΩ 220 pF≥C≥50 pF

I/O CONFIGURATIONS


COP401L-X13/COP401L-R13 inputs and outputs have the following configurations, illustrated in *Figure 7*.


- a. G0-G3—an enhancement mode device to ground in conjunction with depletion-mode device to V_{CC}.
- b. SO, SK, IP0-IP7, P8, SKIP, AD/DATA—an enhancement mode device to ground in conjunction with a depletionmode device paralleled by an enhancement-mode device to V_{CC}. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads.
- c. L0-L7-same as a, but may be disabled.
- d. SI has on-chip depletion load device to V_{CC}.
- e. RESET has a Hi-Z input which must be driven to a "1" or "0" by external components.


Curves are given in *Figure 8* to allow the designer to effectively use the I/O configurations in designing a system.


An important point to remember is that even when the L drivers are disabled, the depletion load device will source a small amount of current, however, when the L lines are used as inputs, the disabled depletion device can not be relied on to source sufficient current to pull an input to a logic "1".


Typical Performance Characteristics

















FIGURE 8. I/O Characteristics

TL/DD/8528-12

COP401L-X13/COP401L-R13 Instruction Set

Table II is a symbol table providing internal architecture, Instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the COP401L-X13/COP401L-R13 instruction set.

TABLE II. COP401L-X13/COP401L-R13 Instruction Set Table Symbols

Symbol	Definition					
Internal Archite	Internal Architecture Symbols					
A	4-bit Accumulator					
В	6-bit RAM Address Register					
Br	Upper 2 bits of B (register address)					
Bd	Lower 4 bits of B (digit address)					
C	1-bit Carry Register					
EN	4-bit Enable Register					
G	4-bit Register to latch data for G I/O Port					
L	8-bit TRI-STATE I/O Port					
M	4-bit contents of RAM Memory pointed to by B Register					
PC	9-bit ROM Address Register (program counter)					
Q	8-bit Register to latch data for L I/O Port					
SA	9-bit Subroutine Save Register A					
SB	9-bit Subroutine Save Register B					
SIO	4-bit Shift Register and Counter					
SK	Logic Controlled Clock Output					
Instruction Ope	rand Symbols					
d	4-bit Operand Field, 0-15 binary (RAM Digit Select)					
} r	2-bit Operand Field, 0-3 binary (RAM Register Select)					
a	9-bit Operand Field, 0-511 binary (ROM Address)					
l y	4-bit Operand Field, 0-15 binary (Immediate Data)					
RAM(s)	Contents of RAM location addressed by s					
ROM(t)	Contents of ROM location addressed by t					
Operational Syn	nbols					
. +	Plus					
) –	Minus					
} →	Replaces					
 	Is exchanged with					
=	Is equal to					
Ā	The one's complement of A					
(⊕	Exclusive-OR					
:	Range of values					

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMETI	C INSTRUC	TIONS				
ASC		30	0011 0000	A+C+RAM(B) → A	Carry	Add with Carry, Skip on
			لننطنتما	Carry → C	•	Carry
ADD		31	[0011[0001]	A+RAM(B) → A	None	Add RAM to A
AISC	у	5-	0101 y	$A+y \rightarrow A$	Carry	Add Immediate, Skip on
				-		Carry (y≠0)
CLRA		00	0000 0000	0 → A	None	Clear A
COMP		40	0100 0000	Ā→A	None	One's complement of A t
						A
NOP		44	0100 0100	None	None	No Operation
RC		32	[0011 0010]	("0" → C	None	Reset C
SC		22	0010 0010	"1" → C	None	Set C
XOR		02	0000 0010	A⊕RAM(B) → A	None	Exclusive-OR RAM with
TRANSFER	OF CONTR	OL INST	RUCTIONS			
	J. JOHIN			DOM/DC AAA	Nana	lump Indica et (Aleta C)
JID		FF	1111 1111	ROM(PC ₈ ,A,M) →	None	Jump Indirect (Note 2)
JMP	а	6-	0110 000 a ₈	PC _{7:0} a → PC	None	Jump
O	u	_	a _{7:0}	" "	,	Camp
JP	а	_	1 a6:0	$a \rightarrow PC_{6:0}$	None	Jump within-Page
.	u		(pages 2, 3 only)	u , 1 06:0	140110	(Note 3)
			or			(14010-0)
		_	{11 a5:0	a → PC _{5:0}		
			(all other pages)			
JSRP	а	_	10 a _{5:0}	PC+1 → SA → SB	None	Jump to Subroutine Page
						(Note 4)
				010 → PC _{8:6}		
				a → PC _{5:0}		
JSR	а	6-	0110 100 a ₈	$PC+1 \rightarrow SA \rightarrow SB$	None	Jump to Subroutine
		_	87:0	a → PC		
RET		48	0100 1000	SB → SA → PC	None	Return from Subroutine
RETSK		49	0100 1001	SB → SA → PC	Always Skip on Return	Return from Subroutine
						then Skip
MEMORY R	EFERENCE	INSTRU	ICTIONS			
CAMQ		33	0011 0011	$A \rightarrow Q_{7:4}$	None	Copy A, RAM to Q
O <u>Q</u>		3C	0011 1100	RAM(B) → Q _{3:0}		оору . ц . ш ю ц
LD	r	-5	00 1 1100	RAM(B) → A	None	Load RAM into A,
	•	ŭ	001110101	Br⊕r → Br	Monio	Exclusive-OR Br with r
LQID		BF	{1011}1111	$ROM(PC_8, A, M) \rightarrow Q$	None	Load Q Indirect (Note 2)
LGID		O,	[1011]1111	SA → SB	110110	Load & Manoot (Noto L)
RMB	0	4C	[0100]1100]	$0 \longrightarrow RAM(B)_0$	None	Reset RAM Bit
	1	45	0100 0101	$0 \rightarrow RAM(B)_1$		
	2	42	0100 0010	$0 \rightarrow RAM(B)_2$		
	3	43	0100 0011	$0 \rightarrow RAM(B)_3$		
SMB	0	4D	0100 0011	$1 \longrightarrow RAM(B)_0$	None	Set RAM Bit
-1110	1	47	0100 0111	1 → RAM(B) ₁		
	2	46	0100 0110	$1 \longrightarrow RAM(B)_2$		
	3	46 4B		$1 \longrightarrow RAM(B)_2$ $1 \longrightarrow RAM(B)_3$		
CTII			0100 1011	_	None	Store Memory Immediate
STII	У	7-	0111 y	y → RAM(B)	None	•
V	_	_	1001=104401	$Bd+1 \rightarrow Bd$	None	and Increment Bd
Х	r	-6	00 r 0110	RAM(B) ←→ A	None	Exchange RAM with A,
				Br⊕r → Br		Exclusive-OR Br with r

			Machine			
Mnemonic	Operand	Hex Code	Language Code (Binary)	Data Flow	Skip Conditions	Description
					Skip Conditions	Description
· · · · · ·			CTIONS (Continued)			
XAD	3,15	23 BF	[0010 0011] [1011 1111]	RAM(3,15) ←→ A	None	Exchange A with RAM (3,15)
XDS	r	-7	00 r 0111	RAM(B) ←→ A Bd – 1 → Bd	Bd decrements past 0	Exchange RAM with A and Decrement Bd,
				Br⊕r → Br		Exclusive-OR Br with r
XIS	r	-4	[00 r 0100	$RAM(B) \longleftrightarrow A$ $Bd+1 \longrightarrow Bd$	Bd increments past 15	Exchange RAM with A and Increment Bd,
			•	Br⊕r → Br		Exclusive-OR Br with r
REGISTER F	REFERENCE	INSTRU	CTIONS			
CAB		50	0101 0000	A → Bd	None	Copy A to Bd
CBA		4E	0100 1110	$Bd \rightarrow A$	None	Copy Bd to A
LBI	r,d	-	00 r (d-1) (d=0,9:15)	r,d → B	Skip until not a LBI	Load B immediate with r,d (Note 5)
LEI	y .	33 6-	[0011 0011] [0110 [y]	y → EN	None	Load EN Immediate (Note 6)
TEST INSTR	UCTIONS					
SKC		20	[0010]0000]		C="1"	Skip if C is True
SKE		21	0010 0001		A=RAM(B)	Skip if A Equals RAM
SKGZ		33	0011 0011		$G_{3:0} = 0$	Skip if G is Zero
		21	0010 0001			(all 4 bits)
SKGBZ		33	0011 0011	1st byte		Skip if G Bit is Zero
	0	01	0000 0001) '	$G_0 = 0$	•
	1	11	0001 0001		$G_1 = 0$	
	2	03	0000 0011	2nd byte	$G_2 = 0$	
	3	13	0001 0011		$G_3 = 0$	•
SKMBZ	0	01	0000 0001		$RAM(B)_0 = 0$	Skip if RAM Bit is Zero
	1	11	0001 0001		RAM(B) ₁ = 0	•
	2	03	0000 0011		RAM(B) ₂ =0	
	3	13	0001 0011		RAM(B) ₃ =0	
INPUT/OUT	PUT INSTRI	JCTIONS	3			-
ING		33	[0011[0011]	$G \rightarrow A$	None	Input G Ports to A
		2A	0010 1010			
INL		33	0011 0011	$L_{7:4} \longrightarrow RAM(B)$	None	Input L Ports to RAM, A
		2E	0010 1110	L _{3:0} → A		
OMG		33	0011 0011	RAM(B) → G	None	Output RAM to G Ports
XAS		3A 4F	0011 1010	A ←→ SIO, C → SKL	None	Exchange A with SIO

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined) Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, A₃ indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see below.

Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 4: A JSRP transfers program control to subroutine page 2 (010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 5: The machine code for the lower 4 bits of the LBI instruction equals the binary value of the "d" data minus 1 e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 5 (1111₂).

Note 6: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP401L-X13/C0P401L-R13 programs.

XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the *contents* of ROM addressed by the 9-bit word, PC₈, A, M. PC₈ is not affected by this instruction.

Note that JID requires 2 instruction cycles to execute.

LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9-bit word PCR, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + 1 \rightarrow SA \rightarrow SB) and replaces the least significant 8 bits of PC as follows: A -> PC7.4, RAM (B) → PC_{3:0}, leaving PC₈ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SB \rightarrow SA \rightarrow PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SA -> SB, the previous contents of SB are lost. Also, when LQID pops the stack, the previously pushed contents of SA are left in SB. The net result is that the contents of SA are placed in SB (SA -> SB). Note that LQID takes two instruction cycle times to execute.

INSTRUCTION SET NOTES

- a. The first word of a COP401L-X13/COP401L-R13 program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.

c. The ROM is organized into 8 pages of 64 words each. The Program Counter is a 9-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3 or will access data in the next group of 4 pages.

COPS Programming Manual

For detailed information on writing COPS programs, the COPS Programming Manual 424410284-001 provides an indepth discussion of the COPS architecture, instruction set and general techniques of COPS programming. This manual is written with the programmer in mind.

Typical Applications

PROM-Based System

The COP401L-X13/COP401L-R13 may be used to emulate the COP413L. Figure 9 shows the interconnect to implement a COP401L-X13/COP401L-R13 hardware emulation. This connection uses one MM2716 EPROM as external memory. Other memory can be used such as bipolar PROM or RAM.

Pins IP₇–IP₀ are bidirectional inputs and outputs. When the AD/DATA clocking output turns on, the EPROM drivers are disabled and IP₇–IP₀ output addresses. The 8-bit latch (MM74C373) latches the addresses to drive the memory.

When AD/ \overline{DATA} turns off, the EPROM is enabled and the IP₇-IP₀ pins will input the memory data. P8 outputs the most significant address bit to the memory. (SKIP output may be used for program debug if needed.)

Twenty of the COP401L-X13/COP401L-R13 pins may be configured exactly the same as the COP413L. Selection of the COP401L-X13 or COP401L-R13 depends upon which oscillator is selected for the COP413L.

Oscillator Requirement

Order ROMIess COP401L-X13

COP413L Option 1 = 0 Ceramic Resonator or external input frequency divided by

8. CKO is oscillator out.

Option 1 = 1 Single Pin RC COP401L-R13 controlled oscillator

divided by 4. CKO is no connection.




FIGURE 9. COP401L-X13/COP401L-R13 Used to Emulate a COP413L