# National Semiconductor COP888CLP/COP884CLP Single-Chip microCMOS Microcontroller

### General Description

The COP888CLP and COP884CLP are piggyback versions of the COP888CL and COP884CL. These two devices are identical except that the piggyback device has been placed permanently in ROMless mode so that program memory is only accessed externally. The device package incorporates circuitry and a socket on top of the package to accommodate an EPROM such as an NMC27C64. With the addition of the EPROM, the COP888CLP and COP884CLP perform as their masked equivalent. The COP888CLP/COP884CLP are fully static parts, fabricated using double-metal silicon gate microCMOS technology. Features include an 8-bit memory mapped architecture, MICROWIRE/PLUS™ serial I/O, two 16-bit timer/counters supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), and two power savings modes (HALT and IDLE), both with a multisourced wakeup/interrupt capability. This multi-sourced interrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The COP888CLP and COP884CLP operate over a voltage range of 4.5V to 5.5V. High throughput is achieved with an efficient, regular instruction set operating at a maximum of 1  $\mu$ s per instruction rate.

### Features

- Low cost 8-bit microcontroller

- Single supply operation: 4.5V-5.5V
- MICROWIRE/PLUS serial I/O
- WatchDog and Clock Monitor logic

- Fully static CMOS
- 1 μs instruction cycle time
- 128 bytes on-board RAM

### Idle Timer

Multi-Input Wakeup (MIWU) with optional interrupts (8)

PRELIMINARY

- Ten multi-source vectored interrupts servicing
  - External Interrupt
  - Idle Timer T0
  - Two Timers (Each with 2 Interrupts)
  - MICROWIRE/PLUS
- Multi-Input Wake Up
- Software Trap
- Default VIS
- Two 16-bit timers, each with two 16-bit registers supporting:
  - Processor Independent PWM mode
  - External Event counter mode
  - Input Capture mode
- 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers (B and X)
- Versatile instruction set
- True bit manipulation
- Memory mapped I/O
- BCD arithmetic instructions
- Package:
- 40 N with 33 I/O pins
- 28 N with 21 I/O pins
- Software selectable I/O options
  - TRI-STATE® Output
  - Push-Pull Output
  - Weak Pull Up Input
  - High Impedance Input
- Schmitt trigger inputs on ports G and L
- Real time emulation and full program debug offered by National's Development Systems





COP888CLP and COP884CLP Pinouts for 28- and 40-Pin Packages					
Port	Туре	Alt. Fun	Alt. Fun	28-Pin Pack.	40-Pin Pack.
L0 L1 L2 L3 L4 L5 L6 L7 G0 G1 G2	I/O I/O I/O I/O I/O I/O I/O I/O I/O U/O	MIWU MIWU MIWU MIWU MIWU MIWU MIWU INT T1B	T2A T2B	11 12 13 14 15 16 17 18 25 26 27	17 18 19 20 21 22 23 24 35 36 37
G3 G4 G5 G6 G7	, I/O I/O I I/CKO	T1A SO SK SI HALT Restart		28 1 2 3 4	38 3 4 5 6
D0 D1 D2 D3 I0				19 20 21 22 7	25 26 27 28 9
1  2  3				8	10 11 12
14 15 D4 D5 D6 D7				9 10	13 14 29 30 31 32
C0 C1 C2 C3	1/0 1/0 1/0 1/0				39 40 1 2
UNUSED UNUSED V <sub>CC</sub> GND CKI RESET				6 23 5 24	16 15 8 33 7 34

Note: UNUSED pins (15 and 16 on the 40-pin package) must be connected to GND.

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	6V
Voltage at Any Pin	-0.3V to V <sub>CC</sub> + 0.3V
ESD Susceptibility (Note 4)	2000V
Total Current into $V_{CC}$ Pin (Source)	100 mA

## Total Current out of GND Pin (Sink)

Storage Temperature Range

110 mA -65°C to +140°C

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

### DC Electrical Characteristics $0^{\circ}C \le T_A \le +70^{\circ}C$ unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units
Operating Voltage		4.5		5.5	v
Power Supply Ripple (Note 1)	Peak-to-Peak			0.1 V <sub>CC</sub>	V
Supply Current (Note 2) CKI = 10 MHz	$V_{CC} = 5.5V, t_c = 1 \ \mu s$			100	mA
HALT Current (Note 3)	$V_{CC} = 5.5V, CKI = 0 MHz$			80	mA
IDLE Current CKI = 10 MHz	V <sub>CC</sub> = 5.5V, t <sub>c</sub> = 1 μs			90	mA
Input Levels RESET Logic High Logic Low		0.8 V <sub>CC</sub>		0.2 V <sub>CC</sub>	v v
CKI (External and Crystal Osc. Modes) Logic High Logic Low All Other Inputs		0.7 V <sub>CC</sub>		0.2 V <sub>CC</sub>	v v
Logic High Logic Low		0.7 V <sub>CC</sub>		0.2 V <sub>CC</sub>	> >
Hi-Z Input Leakage	$V_{\rm CC} = 5.5 V$	-2		+2	μA
Input Pullup Current	V <sub>CC</sub> = 5.5V	40		250	μA
G and L Port Input Hysteresis			0.05 V <sub>CC</sub>		V
Output Current Levels D Outputs Source Sink	V <sub>CC</sub> = 4.5V, V <sub>OH</sub> = 3.3V V <sub>CC</sub> = 4.5V, V <sub>OL</sub> = 1V	0.4 10			mA mA
All Others Source (Weak Pull-Up Mode) Source (Push-Pull Mode) Sink (Push-Pull Mode)	$V_{CC} = 4.5V, V_{OH} = 2.7V$ $V_{CC} = 4.5V, V_{OH} = 3.3V$ $V_{CC} = 4.5V, V_{OL} = 0.4V$	10 0.4 1.6		100	μA mA mA
TRI-STATE Leakage		-2		+2	μA
Allowable Sink/Source Current per Pin D Outputs (Sink) All Others				15 3	mA mA
Maximum Input Current without Latchup	T <sub>A</sub> = 25°C			±100	mA
RAM Retention Voltage, V <sub>r</sub>	500 ns Rise and Fall Time (Min)	2			v
Input Capacitance				7	pF
Load Capacitance on D2				1000	pF

Note 1: Rate of voltage change must be less then 0.5 V/ms.

Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.

Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to V<sub>CC</sub>, L and G ports in the TRI-STATE mode and tied to ground, all outputs low and tied to ground. The clock monitor is disabled.

Note 4: Human body model, 100 pF through 1500Ω.

Parameter	Conditions	Min	Тур	Max	Units
nstruction Cycle Time (t <sub>c</sub> )					
Crystal, Resonator	$4.5V \le V_{CC} \le 5.5V$	1		DC	μs
R/C Oscillator	$4.5V \le V_{CC} \le 5.5V$	3		DC	μs
CKI Clock Duty Cycle (Note 5)	f <sub>r</sub> = Max	40		60	%
Rise Time (Note 5)	$f_r = 10 \text{ MHz Ext Clock}$			5	ns
Fall Time (Note 5)	fr = 10 MHz Ext Clock			5	ns
Inputs					
tSETUP	$4.5V \leq V_{CC} \leq 5.5V$	200			ns
thold	$4.5V \le V_{CC} \le 5.5V$	60			ns
Output Propagation Delay	$R_L = 2.2k, C_L = 100  pF$				
tPD1, tPD0					
SO, SK	$4.5V \le V_{CC} \le 5.5V$			0.7	μs
All Others	$4.5V \le V_{CC} \le 5.5V$	i i		1	μs
MICROWIRE™ Setup Time (t <sub>UWS</sub> )		20			ns
MICROWIRE Hold Time (t <sub>UWH</sub> )		56			ns
MICROWIRE Output Propagation Delay (t <sub>UPD</sub> )				220	ns
nput Pulse Width		1		)	
Interrupt Input High Time		1			tc
Interrupt Input Low Time		1			tc
Timer Input High Time	1	1			t <sub>c</sub>
Timer Input Low Time		1			t <sub>c</sub>

Note 5: Parameter sample but not 100% tested.



FIGURE 3. MICROWIRE/PLUS Timing

TL/DD/10419-5



### **Oscillator Circuits**

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz. The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock  $(1/t_c)$ .

Figure 5 shows the Crystal and R/C diagrams.

#### **CRYSTAL OSCILLATOR**

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.

Table I shows the component values required for various standard crystal values.

#### R/C OSCILLATOR (Special Order Only)

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart pin.

Table II shows the variation in the oscillator frequencies as functions of the component (R and C) values.



FIGURE 5. Crystal and R/C Oscillator Diagrams

### TABLE I. Crystal Oscillator Configuration,

$T_{A} = 25^{\circ}C, V_{CC} = 5V$					
<b>R1</b> (kΩ)	R2 (ΜΩ)	C1 (pF)	C2 (pF)	CKI Freq (MHz)	
0	1	30	30-36	10	
0	1	30	30-36	4	
0	1	200	100-150	0.455	

TABLE II. R/C Oscillator Configuration,  $T_A = 25^{\circ}C, V_{CC} = 5V$ 

R (kΩ)	С (pF)	CKI Freq (MHz)	instr. Cycle (µs)
3.3	82	2.8 to 2.2	3.6 to 4.5
5.6	100	1.5 to 1.1	6.7 to 9
6.8	100	1.1 to 0.8	9 to 12.5

### **EPROM Selection**

The COP888CLP and COP884CLP are the piggyback versions of the COP888CL and COP884CL microcontrollers, (see Table IV). With the addition of an EPROM this part is the functional equivalent of the masked version.

Table III lists the minimum access times for a given instruction cycle time of the microcontroller. At high speeds an NMC57C64 (an 8k byte device) or any comparable EPROM must be used.

EPROM Minimum Access Time	COP Instruction Cycle Time	
120 ns	1.00 μs	
150 ns	1.10 μs	
200 ns	1.27 μs	
250 ns	1.44 μs	
300 ns	1.60 μs	
400 ns	1.94 μs	

#### TABLE III. EPROM Selection

### TABLE IV. Options

Order Part Number	Options
COP888CLP-XE	Crystal Oscillator Divide by 10 with Halt Enabled. This is identical to the masked COP888CL and COP8884CL with Option $1 = 1$ ; Option $2 = 1$ .

### **Development Support**

#### MOLETM DEVELOPMENT SYSTEM

The MOLE (Microcomputer On Line Emulator) is a low cost development system and emulator for all microcontroller products. These include COPs™ microcontrollers and the HPC family of products. The MOLE consists of a BRAIN Board, Personality Board and optional host software.

The purpose of the MOLE is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.

It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations.

It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem, or to connect to other MOLEs in a multi-MOLE environment.

MOLE can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

#### How to Order

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

Development Tools Selection Table					
Microcontroller	Order Part Number	Description	includes	Manual Number	
	MOLE-BRAIN	Brain Board	Brain Board Users Manual	420408188-001	
	MOLE-COP8-PB2	Personality Board	COP888 Personality Board Users Manual	420420084-001	
COP888	MOLE-COP8-IBM	Assembler Software for IBM	COP800 Software Users Manual and Software Disk PC-DOS Communications Software Users Manual	424410527-001 420040416-001	
	420411060-001	Programmer's Manual		420411060-00	

#### DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information System and additionally, provides the capability of remotely accessing the MOLE development system at a customer site.

#### INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem. If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

Order P/N: MOLE-DIAL-A-HLP

Information System Package Contains DIAL-A-HELPER User Manual P/N Public Domain Communications Software

#### FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factor applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.



## COP884CLP/COP888CLP Dimensions Diagram

1



**FIGURE 6** 

TL/DD/10419-10

### COP888CLP/COP884CLP



2-163