National Semiconductor

COP912C/COP912CH Single-Chip microCMOS Microcontrollers

General Description

The COP912C/COP912CH are members of the COPS™ 8-bit MicroController family. They are fully static Microcontrollers, fabricated using double-metal silicon gate micro-CMOS technology. These low cost MicroControllers are complete microcomputers containing all system timing, interrupt logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include an 8-bit memory mapped architecture, MICROWIRE™ serial I/O, a 16-bit timer/counter with capture register and a multi-sourced interrupt. Each I/O pin has software selectable options to adapt the device to the specific application. The device operates over voltage ranges from 2.3V to 4.0V (COP912C) and from 4.0V to 5.5V (COP912CH). High throughput is achieved with an efficient, regular instruction set operating at a minimum of 2 µs per instruction rate.

Features

- Low cost 8-bit MicroController
- Fully static CMOS
- Instruction Time
 - 2 μs COP912CH
 - 2.5 µs COP912C
- Low current drain Low current static HALT mode
- Single supply operation
- 768 x 8 on-chip ROM
- 64 Bytes on-chip RAM
- MICROWIRE/PLUS™ serial I/O

Block Diagram

- 16-bit read/write timer operates in a variety of modes
 - Timer with 16-bit auto reload register
 - 16-bit external event counter
 - Timer with 16-bit capture register (selectable edge)
- Multi-source interrupt
 - External interrupt with selectable edge
 - Timer interrupt or capture interrupt
 - Software interrupt
- 8-bit stack pointer (stack in RAM)
- Powerful instruction set, most instructions single byte
- BCD arithmetic instructions
- 20-pin DIP/SO packages
- Software selectable I/O options (TRI-STATE®, pushpull, weak pull-up)
- Schmitt trigger inputs on Port G-Port
- Temperature range: COP912C/COP912CH from 0°C to 70°C
- Form Factor Emulator

Applications

- Electronic keys and switches
- Remote Control
- Timers
- Alarms
- Small industrial control units
- Low cost slave controllers
- Temperature meters
- Small domestic appliances
- Toys and games



PRELIMINARY

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 Supply Voltage (V_{CC})
 6.0V

 Voltage at Any Pin
 -0.3V to V_{CC} + 0.3V

 Total Current into V_{CC} Pin (Source)
 8

 Total Current out of GND Pin (Sink)
 8

 Storage Temperature Range
 -65°C to +

Storage Temperature Range -65° C to $+150^{\circ}$ C Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics COP912C/COP912CH; $0^{\circ}C \le T_A \le +70^{\circ}C$ unless other specified

Parameter	Conditions	Min	Тур	Max	Units
Operating Voltage					
912C		2.3		4.0	v
912CH		4.0		5.5	v
Power Supply Ripple 1 (Note 1)	Peak to Peak	12		0.1 V _{CC}	v
Supply Current (Note 2)					
CKI = 4 MHz	$V_{CC} = 5.5V$, tc = 2.5 μ s			6.0	mA
CKI = 4 MHz	$V_{CC} = 4.0V$, tc = 2.5 μ s			2.5	mA
HALT Current	$V_{CC} = 5.5V, CKI = 0 MHz$		<1	8	μΑ
INPUT LEVELS (VIH, VIL)					
Reset, CKI:					
Logic High	-k-	0.9 V _{CC}			V
Logic Low				0.1 V _{CC}	V V
All Other Inputs					
Logic High		0.7 V _{CC}			V
Logic Low				0.2 V _{CC}	V
Hi-Z Input Leakage/TRI-STATE Leakage	$V_{CC} = 5.5V$	-2		+2	μΑ
Input Pullup Current	$V_{CC} = 5.5V$			250	μA
G-Port Hysteresis			0.05 V _{CC}	0.35 V _{CC}	V
Output Current Levels					
Source (Push-Pull Mode)	$V_{CC} = 4.0V, V_{OH} = 3.8V$	0.4			mA
	$V_{CC} = 2.3V, V_{OH} = 1.8V$	0.2			mA
Sink (Push-Pull Mode)	$V_{CC} = 4.0V, V_{OL} = 1.0V$	4.0			mA
	$V_{CC} = 2.3 V, V_{OL} = 0.4 V$	0.7			mA
Allowable Sink/Source Current Per Pin				3	mA
Input Capacitance (Note 3)				7	рF
Load Capacitance on D2 (Note 3)				1000	pF

Note 1: Rate of voltage change must be less then 0.5 V/ms.

Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.

Note 3: Characterized, not tested.



FIGURE 1. MICROWIRE/PLUS Timing

TL/DD/12060-2

COP912C/COP912CH

Parameter	Conditions	Min	Тур	Max	Units
INSTRUCTION CYCLE TIME (tc)					
Crystal/Resonator	$4.0V \le V_{CC} \le 5.5V$	2		DC	μs
	$2.3V \leq V_{CC} < 4.0V$	2.5		DC	μs
R/C Oscillator	$4.0V \le V_{CC} \le 5.5V$	3		DC	μs
	$2.3V \le V_{CC} < 4.0V$	7.5		DC	μs
Inputs					
t Setup	$4.0V \le V_{CC} \le 5.5V$	200			ns
	$2.3V \leq V_{CC} < 4.0V$	500			ns
t _{Hold}	$4.0V \le V_{CC} \le 5.5V$	60			ns
	$2.3V \le V_{CC} \le 4.0V$	150			ns
Output Propagation Delay	$R_{L} = 2.2 \text{ k}\Omega, C_{L} = 100 \text{ pF}$				
tPD1, tPD0					
SO, SK	$4.0V \le V_{CC} \le 5.5V$			0.7	μs
	$2.3V \leq V_{CC} < 4.0V$			1.75	μs
All Others	$4.0V \le V_{CC} \le 5.5V$			1	μs
	$2.3V \le V_{CC} < 4.0V$			5	μs
Input Pulse Width					
Interrupt Input High Time		1 tc			
Interrupt Input Low Time		1 tc			
Timer Input High Time		1 tc			
Timer Input Low Time		1 tc			
MICROWIRE Setup Time ($t_{\mu WS}$)		20			ns
MICROWIRE Hold Time (t _{µWH})		56			ns
MICROWIRE Output				220	ns
Propagation Delay ($t_{\mu PD}$)					
Reset Pulse Width		1.0			μs



Pin Description

V_{CC} and GND are the power supply pins.

CKI is the clock input. This can come from an external source, a R/C generated oscillator or a crystal (in conjunction with CKO). See Oscillator description.

RESET is the master reset input. See Reset description.

PORT L is an 8-bit I/O port.

There are two registers associated to configure the L port: a data register and a configuration register Therefore, each L I/O bit can be individually configured under software control as shown below:

Port L Config.	Port L Data	PORT L Setup
0	0	Hi-Z Input (TRI-STATE)
0	1	Input with Weak Pull-Up
1	0	Push-Pull Zero Output
1	1	Push-Pull One Output

Three data memory address locations are allocated for this port, one each for data register [00D0], configuration register [00D1] and the input pins [00D2].

PORT G is an 8-bit port with 6 I/O pins (G0-G5) and 2 input pins (G6, G7).

All eight G-pins have Schmitt Triggers on the inputs.

There are two registers associated to configure the G port: a data register and a configuration register. Therefore each G port bit can be individually configured under software control as shown below:

Port G Config.	Port G Data	PORT G Setup
0	0	Hi-Z Input (TRI-STATE)
0	1	Input with Weak Pull-Up
1	υ	Push-Pull Zero Output
1	1	Push-Pull One Output

Three data memory address locations are allocated for this port, one for data register [00D4], one for configuration register [00D5] and one for the input pins [00D6]. Since G6 and G7 are Hi-Z input only pins, any attempt by the user to configure them as outputs by writing a one to the configuration register will be disregarded. Reading the G6 and G7 configuration bits will return zeroes. Note that the chip will be placed in the Halt mode by writing a "1" to the G7 data bit.

Six pins of Port G have alternate features:

G0 INTR (an external interrupt)

- G3 TIO (timer/counter input/output)
- G4 SO (MICROWIRE serial data output)

G5 SK (MICROWIRE clock I/O)

- G6 SI (MICROWIRE serial data input)
- G7 CKO crystal oscillator output (selected by mask option) or HALT restart input/general purpose input (if clock option is R/C- or external clock)

Pins G1 and G2 currently do not have any alternate functions.

The selection of alternate Port G functions are done through registers PSW [00EF] to enable external interrupt and CNTRL [00EE] to select TIO and MICROWIRE operations.

Functional Description

The internal architecture is shown in the block diagram. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device.

ALU AND CPU REGISTERS

The ALU can do an 8-bit addition, subtraction, logical or shift operations in one cycle time. There are five CPU registers:

- A is the 8-bit Accumulator register
- PC is the 15-bit Program Counter register PU is the upper 7 bits of the program counter (PC) PL is the lower 8 bits of the program counter (PC)
 - is the 8-bit address register and can be auto incre-
- mented or decremented X is the 8-bit alternate address register and can be auto incremented or decremented.
- SP is the 8-bit stack pointer which points to the subroutine stack (in RAM).

B, X and SP registers are mapped into the on chip RAM. The B and X registers are used to address the on chip RAM. The SP register is used to address the stack in RAM during subroutine calls and returns. The SP must be preset by software upon initialization.

MEMORY

в

The memory is separated into two memory spaces: program and data.

PROGRAM MEMORY

Program memory consists of 768 x 8 ROM. These bytes of ROM may be instructions or constant data. The memory is addressed by the 15-bit program counter (PC). There are no "pages" of ROM, the PC counts all 15 bits. ROM can be indirectly read by the LAID instruction for table lookup.

DATA MEMORY

The data memory address space includes on chip RAM, I/O and registers. Data memory is addressed directly by the instruction or indirectly through B, X and SP registers. The device has 64 bytes of RAM. Sixteen bytes of RAM are mapped as "registers", these can be loaded immediately, decremented and tested. Three specific registers: X, B, and SP are mapped into this space, the other registers are available for general usage.

Any bit of data memory can be directly set, reset or tested. I/O and registers (except A and PC) are memory mapped; therefore, I/O bits and register bits can be directly and individually set, reset and tested.

RESET

The RESET input pin when pulled low initializes the microcontroller. Upon initialization, the ports L and G are placed in the TRI-STATE mode. The PC, PSW and CNTRL registers are cleared. The data and configuration registers for ports L and G are cleared. The external RC network shown in *Figure 3* should be used to ensure that the RESET pin is held low until the power supply to the chip stabilizes.



RC > 5 x POWER SUPPLY RISE TIME

FIGURE 3. Recommended Reset Circuit

OSCILLATOR CIRCUITS

The device can be driven by a clock input which can be between DC and 5 MHz.

CRYSTAL OSCILLATOR

By selecting CKO as a clock output, CKI and CKO can be connected to create a crystal controlled oscillator. Table I shows the component values required for various standard crystal values.

R/COSCILLATOR

By selecting CKI as a single pin oscillator, CKI can make an R/C oscillator. CKO is available as a general purpose input and/or HALT control. Table II shows variation in the oscillator frequencies as functions of the component (R and C) value.



FIGURE 4. Clock Oscillator Configurations

TABLE I. Crystal Oscillator Configuration

R1 (kΩ)	R2 (mΩ)	C1 (pF)	C2 (pF)	CKI Freq. (MHz)
0	1	30	30-36	5
0	1	30	30-36	4
5.6	1	200	100-150	0.455

TABLE II. RC Oscillator Configuration (Part-to-Part Variation, $T_A = 25^{\circ}C$)

R (kΩ)	C (pF)	CKI Freq. (MHz)	Intr. Cycle (μs)
3.3	82	2.2 to 2.7	3.7 to 4.6
5.6	100	1.1 to 1.3	7.4 to 9
6.8	100	0.9 to 1.1	8.8 to 10.8

Note: $3k \leq R \leq 200 \text{ k}\Omega$, $50 \text{ pF} \leq C \leq 200 \text{ pF}$.

CURRENT DRAIN

The total current drain of the chip depends on:

1. Oscillator operating mode - I1

2. Internal switching current - 12

3. Internal leakage current - 13

4. Output source current - I4

5. DC current caused by external input not at V_{CC} or GND.

It = I1 + I2 + I3 + I4 + I5

To reduce the total current drain, each of the above components must be minimum. Operating with a crystal network will draw more current than an external square-wave. The R/C mode will draw the most. Switching current, governed by the equation below, can be reduced by lowering voltage and frequency. Leakage current can be reduced by lowering voltage and temperature. The other two items can be reduced by carefully designing the end-user's system.

The following formula may be used to compute total current drain when operating the controller in different modes.

$i2 = C \times V \times f$

where C = equivalent capacitance of the chip

- V = operating voltage
- f = CKI frequency.

HALT MODE

The device is a fully static device. The device enters the HALT mode by writing a one to the G7 bit of the G data register. Once in the HALT mode, the internal circuitry does not receive any clock signal and is therefore frozen in the exact state it was in when halted. In this mode the chip will only draw leakage current.

The device supports two different ways of exiting the HALT mode. The first method is with a low to high transition on the CKO (G7) pin. This method precludes the use of the crystal clock configuration (since CKO is a dedicated output), and so may be used either with an RC clock configuration (or an external clock configuration). The second method of exiting the HALT mode is to pull the RESET low.

Note: To allow clock resynchronization, it is necessary to program two NOP's immediately after the device comes out of the HALT mode. The user must program two NOP's following the "enter HALT mode" (set G7 data bit) instruction.

MICROWIRE/PLUS

MICROWIRE/PLUS is a serial synchronous communications interface. The MICROWIRE/PLUS capability enables the device to interface with any of National Semiconductor's MICROWIRE peripherals (i.e., A/D converters, display drivers, EEPROMS etc.) and with other microcontrollers which support the MICROWIRE interface. It consists of an 8-bit serial shift register (SIO) with serial data input (SI), serial data output (SO) and serial shift clock (SK). *Figure 5* shows a block diagram of the MICROWIRE logic.

The shift clock can be derived from either the internal source or from an external source. Operating the MICROWIRE arrangement with the internal clock source is called the Master mode of operation. Similarly, operating the MICROWIRE arrangement with an external shift clock is called the Slave mode of operation.

The CNTRL register is used to configure and control the MICROWIRE mode. To use the MICROWIRE, the MSEL bit in the CNTRL register is set to one. The SK clock rate is selected by the two bits, SL0 and SL1, in the CNTRL register.

The following table details the different clock rates that may be selected.

SK Divide Clock Rates

0	2 x tc
1	4 x tc
x	8 x tc
	x istruction o

MICROWIRE/PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MI-CROWIRE/PLUS to start shifting the data. It gets reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less than 8 bits to shift. The device may enter the MICROWIRE/PLUS mode either as a Master or as a Slave. *Figure 5* shows how two microcontrollers and several peripherals may be interconnected using the MICROWIRE/PLUS arrangement.



FIGURE 5. MICROWIRE/PLUS Application

WARNING: The SIO register should only be loaded when the SK clock is low. Loading the SIO register while the SK clock is high will result in undefined data in the SIO register.

Setting the BUSY flag when the input SK clock is high in the MICROWIRE/PLUS slave mode may cause the current SK clock for the SIO shift register to be narrow. For safety, the BUSY flag should only be set when the input SK clock is low.

Table ill summarizes the settings required to enter the Master/Slave modes of operations.

The table assumes that the control flag MSEL is set.

G4 (SO) Config. Bit	G5 (SK) Config. Bit	G4 Pin	G5 Pin	G6 Pin	Operation
1	1	SO	Int. SK	SI	MICROWIRE Master
0	1	TRI-STATE	Int. SK	SI	MICROWIRE Master
1	0	SO	Ext. SK	SI	MICROWIRE Slave
0	0	TRI-STATE	Ext. SK	SI	MICROWIRE Slave

MICROWIRE/PLUS MASTER MODE OPERATION

In MICROWIRE/PLUS Master mode operation, the SK shift clock is generated internally. The MSEL bit in the CNTRL register must be set to allow the SK and SO functions onto the G5 and G4 pins. The G5 and G4 pins must also be selected as outputs by setting the appropriate bits in the Port G configuration register. The MICROWIRE Master mode always initiates all data exchanges. The MSEL bit in the CNTRL register is set to enable MICROWIRE/PLUS. G4 and G5 are selected as output.





MICROWIRE/PLUS SLAVE MODE

In MICROWIRE/PLUS Slave mode operation, the SK shift clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G port. The SK pin must be selected as an input and the SO pin as an output by resetting and setting their respective bits in the G port configuration register. The user must set the BUSY flag immediately upon entering the slave mode. This will ensure that all data bits sent by the master will be shifted in properly. After eight clock pulses, the BUSY flag will be cleared and the sequence may be repeated.

- Note: In the Slave mode the SIO register does not stop shifting even after the busy flag goes low. Since SK is an external output, the SIO register stops shifting only when SK is turned off by the master.
- Note: Setting the BUSY flag when the input SK clock is high in the MICRO-WIRE/PLUS slave mode may cause the current SK clock for the SIO register to be narrow. When the BUSY flag is set, the MICROWIRE logic becomes active with the internal SIO shift clock enabled. If SK is high in slave mode, this will cause the internal shift clock to go from low in standby mode to high in active mode. This generates a rising edge, and causes one bit to be shifted into the SIO register from the SI input. For safety, the BUSY flag should only be set when the input SK clock is low.
- Note: The SIO register must be loaded only when the SK shift clock is low. Loading the SIO register while the SK clock is high will result in undefined data in the SIO register.

Timer/Counter

The device has an on board 16-bit timer/counter (organized as two 8-bit registers) with an associated 16-bit autoreload/ capture register (also organized as two 8-bit registers). Both are read/write registers.

The timer has three modes of operation:

PWM (PULSE WIDTH MODULATION) MODE

The timer counts down at the instruction cycle rate (2 μ s max). When the timer count underflows, the value in the autoreload register is copied into the timer. Consequently, the timer is programmable to divide by any value from 1 to 65536. Bit 5 of the timer CNTRL register selects the timer underflow to toggle the G3 output. This allows the user to generate a square wave output or a pulse-width-modulated output. The timer underflow can also be enabled to interrupt the processor. The timer PWM mode is shown in *Figure 7*.



EXTERNAL EVENT COUNTER MODE

In this mode, the timer becomes a 16-bit external event counter, clocked from an input signal applied to the G3 input. The maximum frequency for this G3 input clock is 250 kHz (half of the 0.5 MHz instruction cycle clock). When the external event counter underflows, the value in the autoreload register is copied into the timer. This timer underflow may also be used to generate an interrupt. Bit 5 of the CNTRL register is used to select whether the external event counter clocks on positive or negative edges from the G3 input. Consequently, half cycles of an external input signal could be counted. The External Event counter mode is shown in *Figure 8*.



TL/DD/12060-11

FIGURE 8. Timer in External Event Mode

INPUT CAPTURE MODE

In this mode, the timer counts down at the instruction clock rate. When an external edge occurs on pin G3, the value in the timer is copied into the capture register. Consequently, the time of an external edge on the G3 pin is "captured". Bit 5 of the CNTRL register is used to select the polarity of the external edge. This external edge capture can also be programmed to generate an interrupt. The duration of an input signal can be computed by capturing the time of the leading edge, saving this captured value, changing the capture edge, capturing the time of the trailing edge, and then subtracting this trailing edge time from the earlier leading edge time. The Input Capture mode is shown in *Figure 9*.



FIGURE 9. Timer in Input Capture Mode

Table IV below details the TIMER modes of operation and their associated interrupts. Bit 4 of CNTRL is used to start and stop the timer/counter. Bits 5, 6 and 7 of the CNTRL register select the timer modes. The ENTI (Enable Timer Interrupt) and TPND (Timer Interrupt Pending) bits in the PSW register are used to control the timer interrupts.

Care must be taken when reading from and writing to the timer and its associated autoreload/capture register. The timer and autoreload/capture register are both 16-bit, but they are read from and written to one byte at a time. It is recommended that the timer be stopped before writing a new value into it. The timer may be read "on the fly" without stopping it if suitable precautions are taken. One method of reading the timer "on the fly" is to read the upper byte of the timer first, and then read the lower byte. If the most significant bit of the lower byte is then tested and found to be high, then the upper byte of the timer should be read again and this new value used.

CNTRL Bits		its	Operation Made	Timer	Timer	
7	6	5	Operation Mode	Interrupt	Counts On	
0	0	0	External Event Counter with Autoreload Register	Timer Underflow	TIO Positive Edge	
0	0	1	External Event Counter with Autoreload Register	Timer Underflow	TIO Negative Edge	
0	1	0	Not Allowed	Not Allowed	Not Allowed	
0	1	1	Not Allowed	Not Allowed	Not Allowed	
1	0	0	Timer with Autoreload Register	Timer Underflow	tc	
1	0	1	Timer with Autoreload Regiter and Toggle TIO Out	Timer Underflow	tc	
1	1	0	Timer with Capture Register	TIO Positive Edge	tc	
1	1	1	Timer with Capture Register	TIO Negative Edge	tc	

TABLE IV. Timer Modes and Control Bits

Functional Description (Continued) TIMER APPLICATION EXAMPLE

The timer has an autoreload register that allows any frequency to be programmed in the timer PWM mode. The timer underflow can be programmed to toggle output bit G3, and may also be programmed to generate a timer interrupt. Consequently, a fully programmable PWM output may be easily generated.

The timer counts down and when it underlows, the value from the autoreload register is copied into the timer. The CNTRL register is programmed to both toggle the G3 output and generate a timer interrupt when the timer underflows. Following each timer interrupt, the user's program alternately loads the values of the "on" time and the "off" time into the timer autoreload register. Consequently, a pulse-widthmodulated (PWM) output waveform is generated to a resolution of one instruction cycle time. This PWM application example is shown in *Figure 10*.



FIGURE 10. Timer Based PWM Application

Interrupts

There are three interrupt sources:

- 1. A maskable interrupt on external G0 input positive or negative edge sensitive under software control
- 2. A maskable interrupt on timer underflow or timer capture
- 3. A non-maskable software/error interrupt on opcode zero. The GIE (global interrupt enable) bit enables the interrupt function. This is used in conjunction with ENI and ENTI to select one or both of the interrupt sources. This bit is reset when interrupt is acknowledged.

ENI and ENTI bits select external and timer interrupt respectively. Thus the user can select either or both sources to interrupt the microcontroller when GIE is enabled. IEDG selects the external interrupt edge (1 = rising edge, 0 = falling edge). The user can get an interrupt on both rising and falling edges by toggling the state of IEDG bit after each interrupt.

IPND and TPND bits signal which interrupt is pending. After interrupt is acknowledged, the user can check these two bits to determine which interrupt is pending. The user can prioritize the interrupt and clear the pending bit that corresponds to the interrupt being serviced. The user can also enable GIE at this point for nesting interrupts. Two things have to be kept in mind when using the software interrupt. The first is that executing a simple RET instruction will take the program control back to the software interrupt instruction itself. In other words, the program will be stuck in an infinite loop. To avoid the infinite loop, the software interrupt service routine should end with a RETSK instruction or with a JMP instruction. The second thing to keep in mind is that unlike the other interrupt sources, the software interrupt does not reset the GIE bit. This means that the device can be interrupted by other interrupt sources while servicing the software interrupt.

Interrupts push the PC to the stack, reset the GIE bit to disable further interrupts and branch to address 00FF. The RETI instruction will pop the stack to PC and set the GIE bit to enable further interrupts. The user should use the RETI or the RET instruction when returning from a hardware (maskable) interrupt subroutine. The user should use the RETSK instruction when returning from a software interrupt subroutine to avoid an infinite loop situation.

The software interrupt is a special kind of non-maskable interrupt which occurs when the INTR instruction (opcode 00 used to acknowledge interrupts) is fetched from ROM and placed inside the instruction register. This may happen when the PC is pointing beyond the available ROM address space or when the stack is over-popped. When the software interrupt occurs, the user can re-initialize the stack pointer and do a recovery procedure (similar to reset, but not necessarily containing all of the same initialization procedures) before restarting.

Hardware and Software interrupts are treated differently. The software interrupt is not gated by the GIE bit. However, it has the lowest arbitration ranking. Also the fact that all interrupts vector to the same address 00FF Hex means that a software interrupt happening at the same time as a hardware interrupt will be missed.





TL/DD/12060-14

Interrupts (Continued)

DETECTION OF ILLEGAL CONDITIONS

Reading of undefined ROM gets zeroes. The opcode for software interrupt is zero. If the program fetches instructions from undefined ROM, this will force a software interrupt, thus signalling that an illegal condition has occurred.

- Note: A software interrupt is acted upon only when a timer or external interrupt is not pending as hardware interrupts have priority over software interrupt. In addition, the Global Interrupt bit is not set when a software interrupt is being serviced thereby opening the door for the hardware interrupts to occur. The subroutine stack grows down for each call and grows up for each return. If the stack pointer is initialized to 2F Hex, then if there are more returns than calls, the stack pointer will point to addresses 30 and 31 (which are undefined RAM). Undefined RAM is read as all 1's, thus, the program will return to address FFFF. This is a undefined ROM location and the instruction fetched will generate a software interrupt signalling an illegal condition. The device can detect the following illegal conditions:
 - 1. Executing from undefined ROM
 - 2. Over "POP"ing the stack by having more returns than calls.

lllegal conditions may occur from coding errors, "brown out" voltage drops, static, supply noise, etc. When the software interrupt occurs, the user can re-initialize the stack pointer and do a recovery procedure before restarting (this recovery program is probably similar to RESET but might not clear the RAM). Examination of the stack can help in identifying the source of the error. For example, upon a software interrupt, if the SP = 30, 31 it implies that the stack was over "POP"ed (with the SP=2F hex initially). If the SP contains a legal value (less than or equal to the initialized SP value), then the value in the PC gives a clue as to where in the user program an attempt to access an illegal (an address over 300 Hex) was made. The opcode returned in this case is 00 which is a software interrupt.

The detection of illegal conditions is illustrated with an example:

0043	CLRA
0044	RC
0045	JMP 04FF
0046	NOP

When the device is executing this program, it seemingly "locks-up" having executed a software interrupt. To debug this condition, the user takes a look at the SP and the contents of the stack. The SP has a legal value and the contents of the stack are 04FF. The perceptive user immediately realizes that an illegal ROM location (04FF) was accessed and the opcode returned (00) was a software interrupt. Another way to decode this is to run a trace and follow the sequence of steps that ended in a software interrupt. The damaging jump statement is changed.

Control Registers

CNTRL REGISTER (ADDRESS X'00EE)

The Timer and MICROWIRE control register contains the following bits:

SL1 and SL0		Select the MICROWIRE clock divide-by $(00 = 2, 01 = 4, 1x = 8)$					
IEDG	Extern	External interrupt edge polarity select					
MSEL		Selects G5 and G4 as MICROWIRE signals SK and SO respectively					
TRUN	Used to start and stop the timer/counter $(1 = run, 0 = stop)$						
TC1	Timer I	Timer Mode Control Bit					
TC2	Timer	Timer Mode Control Bit					
тсз	Timer Mode Control Bit						
7					_	0	
TC1 TC2	TC3	TRUN	MSEL	IEDG	SL1	SLO	

PSW REGISTER (ADDRESS X'00EF)

The PSW register contains the following select bits:

GIE	Global	Global interrupt enable (enables interrupts)					
ENI	Extern	External interrupt enable					
BUSY	MICRO	DWIRE I	ousy shif	ting flag			
IPND	Extern	al interr	upt pend	ling			
ENTI	Timer	interrup	t enable				
TPND		Timer interrupt pending (timer underflow or capture edge)					
С	Carry I	Carry Flip/flop					
HC	Half ca	Half carry Flip/flop					
7						0	
нс с	TPND	ENTI	IPND	BUSY	ENI	GIE	

The Half-Carry bit is also effected by all the instructions that effect the Carry flag. The flag values depend upon the instruction. For example, after executing the ADC instruction the values of the Carry and the Half-Carry flag depend upon the operands involved. However, instructions like SET C and RESET C will set and clear both the carry flags. Table V lists out the instructions that effect the HC and the C flags.

TABLE V. Instructions Effecting HC and C Flags

Instr.	HC Flag	C Flag
ADC	Depends on Operands	Depends on Operands
SUBC	Depends on Operands	Depends on Operands
SETC	Set	Set
RESET C	Set	Set
RRC	Depends on Operands	Depends on Operands

MEMORY MAP

All RAM, ports and registers (except A and PC) are mapped into data memory address space.

Control Registers (Continued)

TABLE VI. Memory Map

Address	Contents			
00 to 2F	On-chip RAM Bytes (48 Bytes)			
30 to 7F	Unused RAM Address Space (Reads as all ones)			
80 to BF	Expansion Space for On-Chip EERAM (Reads Undefined Data)			
C0 to CF	Expansion Space for I/O and Registers			
DO	Port L Data Register			
D1	Port L Configuration Register			
D2	Port L Input Pins (read only)			
D3	Reserved for Port L			
D4	Port G Data Register			
D5	Port G Configuration Register			
D6	Port G Input Pins (read only)			
D7	Reserved			
D8 to DB	Reserved			
DC to DF	Reserved			
E0 to EF	On-Chip Functions and Registers			
E0 to E7	Reserved for Future Parts			
E8	Reserved			
E9	MICROWIRE Shift Register			
EA	Timer Lower Byte			
EB	Timer Upper Byte			
EC	Timer Autoreload Register Lower Byte			
ED	Timer Auto reload Register Upper Byte			
EE	CNTRL Control Register			
EF	PSW Register			
	1 OTT Hogistor			
F0 to FF	On-Chip RAM Mapped as Registers (16 Bytes)			
	On-Chip RAM Mapped as Registers			
F0 to FF	On-Chip RAM Mapped as Registers (16 Bytes)			

Reading other unused memory locations will return undefined data.

Addressing Modes

The device has ten addressing modes, six for operand addressing and four for transfer of control.

OPERAND ADDRESSING MODES

Register Indirect

This is the "normal" addressing mode for the chip. The operand is the data memory addressed by the **B** or **X** pointer.

Register Indirect With Auto Post Increment Or Decrement

This addressing mode is used with the LD and X instructions. The operand is the data memory addressed by the **B** or X pointer. This is a register indirect mode that automatically post increments or post decrements the **B** or X pointer after executing the instruction.

Direct

The instruction contains an 8-bit address field that directly points to the data memory for the operand.

Immediate

The instruction contains an 8-bit immediate field as the operand.

Short Immediate

This addressing mode issued with the LD B, # instruction, where the immediate # is less than 16. The instruction contains a 4-bit immediate field as the operand.

Indirect

This addressing mode is used with the LAID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC) for accessing a data operand from the program memory.

TRANSFER OF CONTROL ADDRESSING MODES Relative

is mode is us

This mode is used for the JP instruction with the instruction field being added to the program counter to produce the next instruction address. JP has a range from -31 to +32 to allow a one byte relative jump (JP + 1 is implemented by a NOP instruction). There are no "blocks" or "pages" when using JP since all 15 bits of the PC are used.

Absolute

This mode is used with the JMP and JSR instructions with the instruction field of 12 bits replacing the lower 12 bits of the program counter (PC). This allows jumping to any location in the current 4k program memory segment.

Absolute Long

This mode is used with the JMPL and JSRL instructions with the instruction field of 15 bits replacing the entire 15 bits of the program counter (PC). This allows jumping to any location in the entire 32k program memory space.

Indirect

This mode is used with the JID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC) for accessing a location in the program memory. The contents of this program memory location serves as a partial address (lower 8 bits of PC) for the jump to the next instruction.

Instruction Set

COP912C/COP912CH

REGISTER AND SYMBOL DEFINITIONS

Registe	ers	Symbols	
Α	8-Bit Accumulator Register	(B)	Memory Indirectly Addressed by B Register
в	8-Bit Address Register	[X]	Memory Indirectly Addressed by X Register
х	8-Bit Address Register	MD	Direct Addressed Memory
SP	8-Bit Stack Pointer Register	Mem	Direct Addressed Memory, or B
S	8-Bit Data Segment Address Register	Meml	Direct Addressed Memory, B, or Immediate Data
PC	15-Bit Program Counter Register	lmm	8-Bit Immediate Data
PU	Upper 7 Bits of PC	Reg	Register Memory: Addresses F0 to FF
PL	Lower 8 Bits of PC	-	(Includes B, X, and SP)
С	1-Bit of PSW Register for Carry	Bit	Bit Number (0 to 7)
HC	1-Bit of PSW Register for Half Carry	←	Loaded with
GIE	1-Bit of PSW Register for Global Interrupt Enable	\leftrightarrow	Exchanged with

Instruction Set (Continued)

	Instr	Function	Register Operation		
ADD	A, Meml	Add	A ← A + Memi		
ADC	A, Meml	Add with Carry	A ← A + Meml + C, C ← Carry		
SUBC	A, Meml	Subtract with Carry	$A \leftarrow A - Meml + C, C \leftarrow Carry$		
AND	A, Meml	Logical AND	$A \leftarrow A$ and MemI		
OR	A, Meml		A ← A or Meml		
XOR	A, Meml	Logical Exclusive-OR	A ← A xor Memi		
IFEQ	A, Meml	IF Equal	Compare A and Memi, Do Next if A = Memi		
IFGT	A, Memi	IF Greater than	Compare A and Memi, Do Next if A > Memi		
IFBNE	#	IF B not Equal	Do Next If Lower 4 Bits of B not = Imm		
DRSZ	Reg	Decrement Reg, Skip if Zero	Reg ← Reg - 1, Skip if Reg Goes to Zero		
SBIT	#, Mem	Set Bit			
			1 to Mem.Bit (Bit = 0 to 7 Immediate)		
RBIT	#, Mem	Reset Bit	0 to Mem.Bit (Bit = 0 to 7 Immediate)		
IFBIT	#, Mem	If Bit	If Mem.Bit is True, Do Next Instruction		
х	A, Mem	Exchange A with Memory	A ←→ Mem		
LD	A, Meml	Load A with Memory	A ← Meml		
LD	Mem, Imm	Load Direct Memory Immed.	Mem ← Imm		
LD	Reg, Imm	Load Register Memory Immed.	Reg ← Imm		
X	A, [B±]	Exchange A with Memory [B]	$A \leftrightarrow [B] (B \leftarrow B \pm 1)$		
x	A, [X±]	Exchange A with Memory [X]	$A \longleftrightarrow [X] (X \leftarrow X \pm 1)$		
LD	A, [B±]	Load A with Memory [B]	$A \leftarrow [B] (B \leftarrow B \pm 1)$		
LD	A, [X±]	Load A with Memory [X]	$A \leftarrow [X] (X \leftarrow X \pm 1)$		
LD	[B±], Imm	Load Memory Immediate	$[B] \leftarrow Imm (B \leftarrow B \pm 1)$		
CLRA		Clear A	A ← 0		
INC		Increment A	A ← A + 1		
DEC		Decrement A	$A \leftarrow A - 1$		
LAID	A	Load A Indirect from ROM	A ← ROM(PU, A)		
DCOR	A	Decimal Correct A	$A \leftarrow BCD$ Correction (follows ADC, SUBC)		
RRC		Rotate Right Through Carry	$C \rightarrow A7 \rightarrow \ldots \rightarrow A0 \rightarrow C$		
SWAP	A	Swap Nibbles of A	A7 A4 ↔ A3 A0		
SC	A	Set C	C ← 1		
RC	A	Reset C	C ← 0		
IFC		IfC	If C is True, do Next Instruction		
IFNC		If Not C	If C is not True, do Next Instruction		
JMPL		Jump Absolute Long	PC ← ii (ii = 15 Bits, 0k to 32k)		
JMP		Jump Absolute	$PC11 \dots PC0 \leftarrow i (i = 12 Bits)$		
		, , , , , , , , , , , , , , , , , , , ,	PC15PC12 Remain Unchanged		
JP		Jump Relative Short	$PC \leftarrow PC + r (r is -31 to +32, not 1)$		
JSRL	Addr.	Jump Subroutine Long	[SP] ← PL, [SP-1] ← PU, SP-2, PC ← ii		
JSR	Addr.	Jump Subroutine	$[SP] \leftarrow PL, [SP-1] \leftarrow PU, SP-2, PC11PC0 \leftarrow ii$		
JID	Disp.	Jump Indirect	PL ← ROM(PU, A)		
RET	Addr.	Return from Subroutine	$SP+2, PL \leftarrow [SP], PU \leftarrow [SP-1]$		
RETSK	Addr.	Return and Skip	$SP+2, PL \leftarrow [SP], PU \leftarrow [SP-1],$		
neron		notom and Skip	Skip next Instr.		
RETI		Boturn from Interrupt	•		
		Return from Interrupt	$SP+2$, PL \leftarrow [SP], PU \leftarrow [SP-1], GIE \leftarrow 1 (SP] \leftarrow PL (SP-1) \leftarrow PL SP-2 PC \leftarrow 055		
INTR		Generate an Interrupt	$[SP] \leftarrow PL, [SP-1] \leftarrow PU, SP-2, PC \leftarrow 0FF$		
NOP	1	No Operation	$PC \leftarrow PC+1$		

Instruction Set (Continued)

- Most instructions are single byte (with immediate addressing mode instructions requiring two bytes).
- Most single byte instructions take one cycle time to execute.

The following tables show the number of bytes and cycles for each instruction in the format byte/cycle.

Arithmetic and Logic Instructions (Bytes/Cycles)

Instr	[B]	Direct	Immediate
ADD	1/1	3/4	
ADC	1/1	3/4	2/2
SUBC	1/1	3/4	2/2
AND	1/1	3/4	2/2
OR	1/1	3/4	2/2
XOR	1/1	3/4	2/2
IFEQ	1/1	3/4	2/2
IFNE	1/1	3/4	2/2
IFGT	1/1	3/4	2/2
IFBNE	1/1	1	2/2
DRSZ	1/1	1/3	
SBIT	1/1	3/4	
RBIT	1/1	3/4	
IFBIT	1/1	3/4	

Instr	Bytes/Cycles
CLRA	1/1
INCA	1/1
DECA	1/1
LAID	1/3
DCOR	1/1
RRCA	1/1
SWAPA	* 1/1
SC	1/1
RC	1/1
IFC	1/1
IFNC	1/1

Instructions Using A and C (Bytes/Cycles)

Transfer of Control Instructions (Bytes/Cycles)

Instr	Bytes/Cycles
JMPL	3/4
JMP	2/3
JP	1/3
JSRL	3/5
JSR	2/5
JID	1/3
RET	1/5
RETSK	1/5
RETI	1/5
INTR	1/7
NOP	1/1

Memory Transfer Instructions (Bytes/Cycles)

Instr	Register	Indirect	Direct	Immed.	•	r Indirect and Decr
1	(B)	(X)		ÍÍ	[B+,B-]	[X+, X-]
X A,a			2/3		4.40	
LD A,*	1/1		2/3		1/2	
LD B,Imm	1/1	1/3	-	2/2	1/2	1/3
LD B,Imm		1/3		1/1 ^b		1/3
LD Mem,Imm	0/0		3/3	2/3 ^c	0/0	
LD Reg, Imm	2/2		2/3		2/2	

a. Memory location addressed by B or X directly

b. IF B < 16

c. IF B > 15

	LOWER NIBBLE BITS 3-0									LE BIT	S 3-0							r.
		0	· -	2	'n	4	. ro	9	~	8	Ф	۲	÷ m	5 O -	۵	~·ш	· IL	
	0	INTR	JP+2	UJP+3	JP+4	JP+5	JP+6	JP+7	3P+8	JP+9	JP+10	11+1L	JP+12	JP+13	JP+14	JP + 15	JP+16	
	1	JP + 17	JP + 18	JP + 19	JP+20	JP+21	JP+22	JP + 23	JP+24	JP+25	JP+26	JP+27	JP+28	JP + 29	JP+30	JP+31	JP+32	
	2	JMP 0000-00FF	JMP 0100-01FF	JMP 0200-02FF	JMP 0300-03FF	JMP 0400-04FF	JMP 0500-05FF	JMP 0600-06FF	JMP 0700-07FF	JMP 0800-08FF	JMP 0900-09FF	JMP 0A00-0AFF	JMP 0B00-0BFF	JMP 0C00-0CFF	JMP 0D00-0DFF	JMP 0E00-0EFF	JMP 0F00-0FFF	
	3	JSR 0000-00FF	JSR 0100-01FF	JSR 0200-02FF	JSR 0300-03FF	JSR 0400-04FF	JSR 0500-05FF	JSR 0600-06FF	JSR 0700-07FF	JSR 0800-08FF	JSR 0900-09FF	JSR 0A00-0AFF	JSR 0B00-0BFF	JSR 0C00-0CFF	JSR 0D00-0DFF	JSR 0E00-0EFF	JSR 0F00-0FFF	
	4	IFBNE 0	IFBNE 1	IFBNE 2	IFBNE 3	IFBNE 4	IFBNE 5	IFBNE 6	IFBNE 7	IFBNE 8	IFBNE 9	IFBNE 0A	IFBNE 0B	IFBNE 0C	IFBNE 0D	IFBNE 0E	IFBNE 0F	1
4	5	LD B, OF	LD B, OE	LD B, OD	LDB, 0C	LD B, 0B	LD B, 0A	LD B, 9	LD B, 8	LD B, 7	LD B, 6	LD B, 5	LD B, 4	LD B, 3	LD B, 2	LD B, 1	LD B, 0	
UPPER NIBBLE BITS 7-4	9	*	*	*	•	CLRA	SWAPA	DCORA	*	RBIT 0, (B)	RBIT 1(B)	RBIT 2, (B)	RBIT 3, (B)	RBIT 4, (B)	RВIТ 5, (B)	RBIT 6, (B)	RBIT 7, (B)	
R NIBBL	7	IFBIT 0, (B)	1,(B)	IFBIT A,(B)	IFBIT 3, (B)	IFBIT 4, (B)	1FBIT 5, (B)	IFBIT 6, (B)	IFBIT 7, (B)	SBIT 0,(B)	SBIT 1,(B)	SBIT 2, (B)	SBIT 3, (B)	SBIT 4, (B)	SBIT 5, (B)	SBIT 6, (B)	SBIT 7, (B)	
UPPE	8	ADCA, (B)	SUBC A,(B)	IFEQ, #i	IFGT A, (B)	ADD A, (B)	AND A, (B)	XOR A, (B)	OR A, (B)	Ъ	IFNC	INCA	DECA	•	RETSK	RET	RETI	
	6	ADCA, 3 I	SUBCA, #i	IFEQA, #i	IFGT A, #i	ADD A, #i	AND A, #i	XOR A, #i	OR A, #i	LD A, #i	1.5 .	LD (B+), #i	LD (B-), #i	X A,Md	LD A, Md	LDB, #i	•	
	A	RC .	sc	XA, (X+)	XA, (B-)	LAID	air	XA, (B)	•	•	•	LD A, (B+)	LD A, (B –)	JMPL	JSRL	LD A, (B)	•	
	8	RRCA	*	(+X) XA	XA, (X-)	•	•	XA, (X)	•	NOP	•	(+) X(+)	(-)X	LD Md, #i	RIO	LD A, (X)	•	
	v	DRSZ 0F0	DRSZ,0F1	DRSZ 0F2	DRSZ 0F3	DRSZ 0F4	DRSZ 0F5	DRSZ 0F6	DRSZ 0F7	DRSZ 0F8	DRSZ 0F9	DRSZ 0FA	DRSZ 0FB	DRSZ 0FC	DRSZ 0D	DRSZ 0FE	DRSZ 0FF	
	D	LD 0F0,#i	LD 0F1,#1	LD 0F2,#i	LD 0F3#i	LD 0F4,#i	LD 0F5,#i	LD 0F6, #i	LD 0F7,#i	LD 0F8,#i	LD 0F9,#i	LD 0FA,#i	LD 0FB,#i	LD 0FC,#i	LD 0D,#i	LD 0FE,#i	LD OFF,#i	
	ш	JP-31	JP-30	JP-29	JP-28	JP-27	JP-26	JP-25	JP-24	JP-23	JP-22	JP-21	JP-20	JP-19	JP-18	JP-17	JP-16	
	L	JP-15	JP-14	JP-13	JP-12	JP-11	JP-10	JP-9	JP-8	7-dC	JP-6	JP-5	JP-4	JP-3	JP-2	JP-1	0-dſ	

Option List

The mask programmable options are listed out below. The options are programmed at the same time as the ROM pattern to provide the user with hardware flexibility to use a variety of oscillator configuration.

OPTION 1: CKI INPUT

- = 1 Crystal (CKI/10) CKO for crystal configuration
- = 2 NA

= 3 R/C (CKI/10) CKO available as G7 input

OPTION 2: BONDING

- = 1 NA
- = 2 NA
- = 3 20 pin DIP package
- = 4 20 pin SO package
- = 5 NA

The following option information is to be sent to National along with the EPROM.

Option Data

Option 1 Value_is: CKI Input Option 2 Value_is: COP Bonding

How to Order

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed. Contact the sales office for more details.

Development Support

IN-CIRCUIT EMULATOR

The MetaLink iceMASTERTM—COP8 Model 400 In-Circuit Emulator for the COP8 family of microcontrollers features high-performance operation, ease of use, and an extremely flexible user-interface for maximum productivity. Interchangeable probe cards, which connect to the standard common base, support the various configurations and packages of the COP8 family.

The iceMASTER provides real time, full speed emulation up to 10 MHz, 32 kBytes of emulation memory and 4k frames

of trace buffer memory. The user may define as many as 32k trace and break triggers which can be enabled, disabled, set or cleared. They can be simple triggers based on code or address ranges or complex triggers based on code address, direct address, opcode value, opcode class or immediate operand. Complex breakpoints can be ANDed and ORed together. Trace information consists of address bus values, opcodes and user selectable probe clips status (external event lines). The trace buffer can be viewed as raw hex or as disassembled instructions. The probe clip bit values can be displayed in binary, hex or digital waveform formats.

During single-step operation the dynamically annotated code feature displays the contents of all accessed (read and write) memory locations and registers, as well as flow-of-control direction change markers next to each instruction executed.

The iceMASTER's performance analyzer offers a resolution of better than 6 μs . The user can easily monitor the time spent executing specific portions of code and find "hot spots" or "dead code". Up to 15 independent memory areas based on code address or label ranges can be defined. Analysis results can be viewed in bargraph format or as actual frequency count.

Emulator memory operations for program memory include single line assembler, disassembler, view, change and write to file. Data memory operations include fill, move, compare, dump to file, examine and modify. The contents of any memory space can be directly viewed and modified from the corresponding window.

The iceMASTER comes with an easy to use windowed interface. Each window can be sized, highlighted, color-controlled, added, or removed completely. Commands can be accessed via pull-down-menus and/or redefineable hot keys. A context sensitive hypertext/hyperlinked on-line help system explains clearly the options the user has from within any window.

The iceMASTER connects easily to a PC via the standard COMM port and its 115.2 kBaud sorial link keeps typical program download time to under 3 seconds.

The following tables list the emulator and probe cards ordering information:

	Emulator Ordering Information	
Part Number	Description	Current Version
IM-COP8/400/1‡	MetaLink base unit in-circuit emulator for all COP8 devices, symbolic debugger software and RS-232 serial interface cable, with 110V @ 60 Hz Power Supply.	
IM-COP8/400/2‡	MetaLink base unit in-circuit emulator for all COP8 devices, symbolic debugger software and RS-232 serial interface cable, with 220V @ 50 Hz Power Supply.	Host Software: Ver. 3.3 Rev. 5, Model File Rev 3.050
DM-COP8/880/‡	MetaLink iceMASTER Debug Module. This is the low cost version of the MetaLink iceMASTER. Firmware: Ver. 6.07	Model File Rev 3.050

Emulator Ordering Information

These parts include National's COP8 Assembler/Linker/Librarian Package (COP8-DEV-IBMA)

Development Support (Continued)

Probe Card Ordering Information							
Part Number	Package	Voltage Range	Emulates				
MHW-880C20D5PC	20 DIP	4.5V-5.5V	COP912C, COP12CH				
MHW-880C20DWPC	20 DIP	2.5V-6.0V	COP912C, COP912CH				
MHW-SOIC20 (20-pin SO Adapter)	20 SO	2.5V-6.0V	COP912C, COP912CH				

MACRO CROSS ASSEMBLER

National Semiconductor offers a COP8 macro cross assembler. It runs on industry standard compatible PCs and supports all of the full-symbolic debugging features of the MetaLink iceMASTER emulators.

Assembler Ordering Information

Part Number	Description	Manual
COP8-DEV-IBMA	COP8 Assembler/ Linker/Librarian for IBM®, PC-XT®, AT® or compatible	424410632-001

SINGLE CHIP EMULATOR DEVICE

The COP8 family is fully supported by single chip form, fit, and function emulators. For more detailed information refer to the emulation device specific data sheets and the emulator selection table below.

Single Chip Emulator Selection Table

Device Number	Package	Description	Emulates
COP8782CN	20 DIP	ОТР	COP912C, COP912CH
COP8782CJ	20 DIP	UV Erasable	COP912C, COP912CH
COP8782CWM	20 SO	ОТР	COP912C, COP912CH

Development Support (Continued)

PROGRAMMING SUPPORT

Programming of the single chip emulator devices is supported by different sources. The following programmers are certified for programming the One Time Programmable (OTP) devices:

EPROM Programmer Information				
Manufacturer	U.S. Phone	Europe Phone	Asia Phone	
and Product	Number	Number	Number	
MetaLink	(602) 926-0797	Germany:	Hong Kong:	
- Debug Module		(49-81-41) 1030	(852) 737-1800	
Xeltek	(408) 745-7974	Germany:	Singapore:	
–Superpro		(49-20-41) 684758	(65) 276-6433	
BP Microsystems	(800) 225-2102	Germany:	Hong Kong:	
-EP-1140		(49-89-85) 76667	(852) 388-0629	
Data I/O-Unisite; System 29, System 39	(800) 322-8246	Europe: (31-20) 622866 Germany: (49-89-85) 8020	Japan: (33) 432-6991	
Abcom-COP8 Programmer		Europe: (89-80) 8707		
System General Turpro-1-FX; – APRO	(408) 263-6667	Switzerland: (31) 921-7844	Taiwan, Taipei: (2) 917-3005	

INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down-loaded to disk for later use.

ORDER P/N: MOLE-DIAL-A-HLP

Information System Package contains:

Dial-A-Helper Users Manual

Public Domain Communications Software

FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factory applications support. If a user has questions, he can leave messages on our electronic bulletin board, which we will respond to.

Voice: (800) 272-9959

Modem: CANADA/U.S.: (800) NSC-MICRO

	(800) 672-6427	
Baud:	14.4k	
Setup:	Length: 8-Bit	
	Parity: None	
	Stop Bit: 1	
Operation:	24 Hrs. 7 Days	