CS4192

Single Air-Core Gauge Driver

The CS4192 is a monolithic BiCMOS integrated circuit used to translate a digital 10–bit word from a microprocessor/microcontroller to complementary DC outputs. The DC outputs drive an air–core meter commonly used in vehicle instrument panels. The 10 bits of data are used to linearly control the quadrature coils of the meter directly with a 0.35° resolution and ±1.2° accuracy over the full 360° range of the gauge. The interface from the microcontroller is by a Serial Peripheral Interface (SPI) compatible serial connection using up to a 2.0 MHz shift clock rate.

The digital code, which is directly proportional to the desired gauge pointer deflection, is shifted into a DAC and multiplexer. These two blocks provide a tangential conversion function to change the digital data into the appropriate DC coil voltage for the angle demanded. The tangential algorithm creates approximately 40% more torque in the meter movement than does a sin–cos algorithm at 45°, 135°, 225°, and 315° angles. This increased torque reduces the error due to pointer droop at these critical angles.

Each output buffer is capable of supplying up to 70 mA per coil and the buffers are controlled by a common OE enable pin. The output buffers are turned off when OE is brought low, while the logic portion of the chip remains powered and continues to operate normally. OE must be high before the falling edge of CS to enable the output buffers. The status pin (ST) reflects the state of the outputs and is low whenever the outputs are disabled.

The Serial Gauge Driver is self–protected against fault conditions. Each driver is protected for 125 mA (typ.) overcurrent while a global thermal protection circuit limits junction temperature to 170°C (typ.). The output drivers are disabled anytime the IC protection circuitry detects an overcurrent or overtemperature fault. The drivers remain disabled until a falling edge is presented on CS. If the fault is still present, the output drivers automatically disable themselves again.

Features

- Serial Input Bus
- 2.0 MHz Operating Frequency
- Tangential Drive Algorithm
- 70 mA Drive Circuits
- 0.5° Accuracy (Typ.)
- Power–On–Reset
- Protection Features
  - Output Short Circuit
  - Overtemperature
- Internally Fused Leads in SO–16L Package

ON Semiconductor™

http://onsemi.com



SO–16L
DWF SUFFIX
CASE 751G

PIN CONNECTION AND MARKING DIAGRAM



A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week

ORDERING INFORMATION

Device	Package	Shipping
CS4192XDWF16	SO–16L	46 Units/Rail
CS4192XDWFR16	SO–16L	1000 Tape & Reel



Figure 1. Block Diagram

MAXIMUM RATINGS*

Rating		Value	Unit
Supply Voltage	V_{BB} V_{CC}	–1.0 to 16.5 –1.0 to 6.0	V
Digital Inputs		–1.0 to 6.0	V
Steady State Output Current		±100	mA
Forced Injection Current (Inputs and Supply)		±10	mA
Operating Junction Temperature, (T_J)		150	°C
Storage Temperature Range		–65 to 150	°C
Lead Temperature Soldering	Reflow (SMD styles only) Note 1	230 peak	°C
ESD Susceptibility (Human Body Model)		2.0	kV
Package Thermal Resistance, SO–16L Junction–to–Case, $R_{\theta JC}$ Junction–to–Ambient, $R_{\theta JA}$		 18 75	 °C/W °C/W

1. 60 seconds max above 183°.

*The maximum package power dissipation must be observed.

ELECTRICAL CHARACTERISTICS ($-40°C \le T_J \le 105°C$; $7.5\ V \le V_{BB} \le 14\ V$, $4.5\ V \le V_{CC} \le 5.5\ V$; unless otherwise specified. Note 2.)

Characteristic	Test Conditions	Min	Typ	Max	Unit
Supply Voltages and Currents					
V_{BB} Quiescent Current	Output disabled (OE = 0 V) [R_{COS}, R_{SIN} = $R_{L(MIN)}$] @ 45° (code = X'080) V_{BB} = 14 V	– –	1.0 –	5.0 175	mA mA
V_{CC} Quiescent Current	OE, CS, DI = high, V_{BB} = 0 V, SCLK = 2.0 MHz	–	–	1.15	mA
Digital Inputs and Outputs					
Output High Voltage	SO, I_{OH} = 0.8 mA	V_{CC} – 0.8	–	–	V
Output Low Voltage	SO, I_{OL} = 0.8 mA ST, I_{OL} = 2.5 mA	– –	– –	0.4 0.8	V V
Output Off Leakage	ST, V_{CC} = 5.0 V	–	–	25	μA
Input High Voltage	CS, SCLK, SI, OE	0.7 × V_{CC}	–	–	V
Input Low Voltage	CS, SCLK, SI, OE	–	–	0.3 × V_{CC}	V
Input High Current	CS, SCLK, SI, OE; V_{IN} = 0.7 × V_{CC}	–	–	1.0	μA
Input Low Current	CS, SCLK, SI, OE; V_{IN} = 0.3 × V_{CC}	–	–	1.0	μA
Analog Outputs					
Output Function Accuracy	–	–1.2	±0.5	+1.2	deg
Output Shutdown Current, Source	V_{BB} = 14 V	70	125	250	mA
Output Shutdown Current, Sink	V_{BB} = 14 V	70	125	250	mA
Output Shutdown Current, Source	V_{BB} = 7.5 V	43	125	250	mA
Output Shutdown Current, Sink	V_{BB} = 7.5 V	43	125	250	mA
Thermal Shutdown	–	–	170	–	°C
Thermal Shutdown Hysteresis	–	–	20	–	°C
Coil Drive Output Voltage	–	–	0.748 × V_{BB}	–	V
Minimum Load Resistance	T_A = 105°C T_A = 25°C T_A = –40°C	– – –	229 171 150	– – –	Ω Ω Ω
Shift Clock Frequency	–	–	–	2.0	MHz
SCLK High Time	–	175	–	–	ns
SCLK Low Time	–	175	–	–	ns
SO Rise Time	0.75 V to V_{CC} – 1.2 V; C_L = 90 pF	–	–	150	ns
SO Fall Time	0.75 V to V_{CC} – 1.2 V; C_L = 90 pF	–	–	150	ns
SO Delay Time	C_L = 90 pF	–	–	150	ns
SI Setup Time	–	75	–	–	ns
SI Hold Time	–	75	–	–	ns
CS Setup Time	Note 3.	0	–	–	ns
CS Hold Time	–	75	–	–	ns

2. Designed to meet these characteristics over the stated voltage and temperature ranges, though may not be 100% parametrically tested in production.
3. OE must be high at falling edge of CS. This condition ensures valid output for any given input.

PIN FUNCTION DESCRIPTION

PACKAGE PIN #	PIN SYMBOL	FUNCTION
16 Lead SO Wide		
1	SIN–	Negative output for SINE coil.
2	SIN+	Positive output SINE coil.
3	V_{BB}	Analog supply. Nominally 13.5 V.
4, 5, 12, 13	GND	Ground.
6	SI	Serial data input. Data present at the rising edge of the clock signal is shifted into the internal shift register.
7	V_{CC}	5.0 V logic supply. The internal registers and latches are reset by a POR generated by the rising edge of the voltage on this pin.
8	OE	Controls the state of the output buffers. A logic low on this pin turns them off.
9	SCLK	Serial clock for shifting in/out of data. Rising edge shifts data on SI into the shift register and the falling edge changes the data on SO.
10	CS	When high allows data at SI to be shifted into part with the rising edges of SCLK. The falling edge transfers the shift register contents into the DAC and multiplexer to update the output buffers. The falling edge also reenables the output drivers if they have been disabled by a fault.
11	ST	STATUS reflects the state of the outputs and is low anytime the outputs are disabled, either by OE or the internal protection circuitry. Requires external pull–up resistor.
14	SO	Serial data output. Existing 10–bit data is shifted out when new data is shifted in. Allows cascading of multiple devices on common serial port.
15	COS–	Negative output for COSINE coil.
16	COS+	Positive output for COSINE coil.

APPLICATIONS INFORMATION

THEORY OF OPERATION

The SACD is for interfacing between a microcontroller or microprocessor and air–core meter movements commonly used in automotive vehicles for speedometers and tachometers. These movements are built using two coils placed at a 90° orientation to each other. A magnetized disc floats in the middle of the coils and responds to the magnetic field generated by each coil. The disc has a shaft attached to it that protrudes out of the assembly. A pointer indicator is attached to this shaft and in conjunction with a separate printed scale displays the vehicle's speed or the engine's speed.

The disc (and pointer) respond to the vector sum of the voltages applied to the coils. Ideally, this relationship follows a sine/cosine equation. Since this is a transcendental and non–linear function, devices of this type use an approximation for this relationship. The SACD uses a tangential algorithm as shown in Figure 2. Only one output varies in any 45 degree range.



Figure 2. SIN, COS Outputs

Quadrant I

$$\theta = \text{Tan}^{-1}\left[\frac{V_{SIN+} - V_{SIN-}}{V_{COS+} - V_{COS-}}\right]$$

For θ = 0.176°to 44.824° :

$V_{SIN} = \text{Tan}\theta \times 0.748 \times V_{BB}$

$V_{COS} = 0.748 \times V_{BB}$

For θ = 45.176°to 89.824° :

$V_{SIN} = 0.748 \times V_{BB}$

$V_{COS} = \text{Tan}(90° - \theta) \times 0.748 \times V_{BB}$

Quadrant II

$$\theta = 180° - \text{Tan}^{-1}\left[\frac{V_{SIN+} - V_{SIN-}}{V_{COS+} - V_{COS-}}\right]$$

For θ = 90.176°to 134.824° :

$V_{SIN} = 0.748 \times V_{BB}$

$V_{COS} = -\text{Tan}(\theta - 90°) \times 0.748 \times V_{BB}$

For θ = 135.176°to 179.824° :

$V_{SIN} = \text{Tan}(180° - \theta) \times 0.748 \times V_{BB}$

$V_{COS} = -0.748 \times V_{BB}$

Quadrant III

$$\theta = 180° + \text{Tan}^{-1}\left[\frac{V_{SIN+} - V_{SIN-}}{V_{COS+} - V_{COS-}}\right]$$

For θ = 180.176°to 224.824° :

$V_{SIN} = -\text{Tan}(\theta - 180°) \times 0.748 \times V_{BB}$

$V_{COS} = -0.748 \times V_{BB}$

For θ = 225.176°to 269.824° :

$V_{SIN} = -0.748 \times V_{BB}$

$V_{COS} = -\text{Tan}(270° - \theta) \times 0.748 \times V_{BB}$

Quadrant IV

$$\theta = 360° - \text{Tan}^{-1}\left[\frac{V_{SIN+} - V_{SIN-}}{V_{COS+} - V_{COS-}}\right]$$

For θ = 270.176°to 314.824° :

$V_{SIN} = -0.748 \times V_{BB}$

$V_{COS} = \text{Tan}(\theta - 270°) \times 0.748 \times V_{BB}$

For θ = 315.176° – 359.824° :

$V_{SIN} = -\text{Tan}(360° - \theta) \times 0.748 \times V_{BB}$

$V_{COS} = 0.748 \times V_{BB}$



Figure 3. Gauge Response

To drive the gauge's pointer to a particular angle, the microcontroller sends a 10–bit digital word into the serial port. These 10 bits are divided as shown in Figure 4.



Figure 4. Definition of Serial Word

However, from a software programmers viewpoint, a 360° circle is divided into 1024 equal parts of 0.35° each. Table 1 shows the data associated with the 45° divisions of the 360° driver.

Table1. Nominal Output (V_{BB} = 14 V)

Input Code (Decimal)	Ideal Degrees	Nominal Degrees	V_{SIN} (V)	V_{COS} (V)
0	0	0.176	0.032	10.476
128	45	45.176	10.476	10.412
256	90	90.176	10.476	–0.032
384	135	135.176	10.412	–10.476
512	180	180.176	–0.032	–10.476
640	225	225.176	–10.476	–10.412
768	270	270.176	–10.476	0.032
896	315	315.176	–10.476	10.476
1023	359.65	359.826	–0.032	10.476

The 10 bits are shifted into the device's shift register MSB first using an SPI compatible scheme. This method is shown in Figure 5. The CS must be high and remain high for SCLK to be enabled. Data on SI is shifted in on the rising edge of the synchronous clock signal. Data in the shift register changes at SO on the falling edge of SCLK. This arrangement allows the cascading of devices. SO is always enabled. Data shifts through without affecting the outputs until CS is brought low. At this time the internal DAC is updated and the outputs change accordingly.



Figure 5. Serial Data Timing Diagram

Figure 6 shows the power–up sequence for the CS4192. Note the IC requires a pulse on the Chip Select (CS) pin to clear the Status Fault (ST) after power up. OE must be high before the falling edge of CS to enable the output buffers.



Figure 6. Power Up Sequence



Figure 7. Application Diagram