# Secondary Side Post Regulator for AC/DC and DC/DC Multiple Output Converters

The CS5101 is a bipolar monolithic secondary side post regulator (SSPR) which provides tight regulation of multiple output voltages in AC–DC or DC–DC converters. Leading edge pulse width modulation is used with the CS5101.

The CS5101 is designed to operate over an 8.0 V to 45 V supply voltage ( $V_{CC}$ ) range and up to a 75 V drive voltage ( $V_C$ ).

The CS5101 features include a totem pole output with 1.5 A peak output current capability, externally programmable overcurrent protection, an on chip 2.0% precision 5.0 V reference, internally compensated error amplifier, externally synchronized switching frequency, and a power switch drain voltage monitor. It is available in a 14 lead plastic DIP or a 16 lead wide body SO package.

### Features

- 1.5 A Peak Output (Grounded Totem Pole)
- 8.0 V to 75 V Gate Drive Voltage
- 8.0 V to 45 V Supply Voltage
- 300 ns Propagation Delay
- 1.0% Error Amplifier Reference Voltage
- Lossless Turn On and Turn Off
- Sleep Mode:  $< 100 \,\mu A$
- Overcurrent Protection with Dedicated Differential Amp
- Synchronization to External Clock
- External Power Switch Drain Voltage Monitor



#### **ORDERING INFORMATION**

Device	Package	Shipping
CS5101EN14	DIP-14	25 Units/Rall
CS5101EDW16	SO-16L	46 Units/Rail
CS5101EDWR16	SO-16L	1000 Tape & Reel



Figure 1. Application Diagram

#### **ABSOLUTE MAXIMUM RATINGS\***

Rating		Value	Unit
Power Supply Voltage, V <sub>CC</sub>	-0.3 to 45	V	
$V_{SYNC}$ and Output Supply Voltages, $V_C,V_G,V_{SYNC},V_D$	$V_{SYNC}$ and Output Supply Voltages, $V_C,V_G,V_{SYNC},V_D$		
$V_{IS+}$ , $V_{IS-}$ ( $V_{CC}$ – 4.0 V, up to 24 V)		-0.3 to 24	V
VREF, VFB, VCOMP, VRAMP, VISCOMP		–0.3 to 10	V
Operating Junction Temperature, T <sub>J</sub>		-40 to +150	°C
Operating Temperature Range		-40 to +85	°C
Storage Temperature Range		–65 to +150	°C
Output Energy (Capacitive Load Per Cycle)		5.0	μJ
ESD Human Body		2.0	kV
Lead Temperature Soldering	Wave Solder (through hole styles only)(Note 1) Reflow (SMD styles only) (Note 2)	260 peak 230 peak	°C °C

1. 10 second maximum

2. 60 second maximum above 183°C

\*The maximum package power dissipation must be observed.

### $\textbf{ELECTRICAL CHARACTERISTICS:} \quad (-40^{\circ}C \leq T_A \leq 85^{\circ}C, \ -40^{\circ}C \leq T_J \leq 150^{\circ}C, \ 10 \ V < V_{CC} < 45 \ V, \ T_A \leq 150^{\circ}C, \$

 $8.0 \text{ V} < \text{V}_{\text{C}} < 75 \text{ V}$ ; unless otherwise specified.)

Characteristic	Test Conditions	Min	Тур	Мах	Unit	
Error Amplifier						
Input Voltage Initial Accuracy	$V_{FB}$ = $V_{COMP}$ , $V_{CC}$ = 15 V, T = 25°C, Note 3	1.98	2.00	2.02	V	
Input Voltage	$V_{FB}$ = $V_{COMP}$ , includes line and temp	1.94	2.00	2.06	V	
Input Bias Current	$V_{FB}$ = 0 V, IV <sub>FB</sub> flows out of pin	-	-	500	nA	
Open Loop Gain	1.5 V < V <sub>COMP</sub> < 3.0 V	60	70	-	dB	
Unity Gain Bandwidth	1.5 V < V <sub>COMP</sub> < 3.0 V, Note 3	0.7	1.0	-	MHz	
Output Sink Current	V <sub>COMP</sub> = 2.0 V, V <sub>FB</sub> = 2.2 V	2.0	8.0	-	mA	
Output Source Current	V <sub>COMP</sub> = 2.0 V, V <sub>FB</sub> = 1.8 V	2.0	6.0	-	mA	
V <sub>COMP</sub> High	V <sub>FB</sub> = 1.8 V	3.3	3.5	3.7	V	
V <sub>COMP</sub> Low	V <sub>FB</sub> = 2.2 V	0.85	1.0	1.15	v	
PSRR	10 V < V <sub>CC</sub> < 45 V, V <sub>FB</sub> = V <sub>COMP</sub> , Note 3	60	70	_	dB	
Voltage Reference		<b>I</b>	•	•		
Output Voltage Initial Accuracy	V <sub>CC</sub> = 15 V, T = 25°C, Note 3	4.9	5.0	5.1	V	
Output Voltage	0 A < I <sub>REF</sub> < 8.0 mA	4.8	5.0	5.2	v	
Line Regulation	10 V < V <sub>CC</sub> < 45 V, I <sub>REF</sub> = 0 A	-	10	60	m۷	
Load Regulation	0 A < I <sub>REF</sub> < 8.0 mA	-	20	60	m۷	
Current Limit	V <sub>REF</sub> = 4.8 V	10	50	-	mA	
V <sub>REF</sub> OK FAULT V	V <sub>SYNC</sub> = 5.0 V, V <sub>REF</sub> = V <sub>LOAD</sub>	4.10	4.40	4.60	v	
V <sub>REF</sub> OK V	V <sub>SYNC</sub> = 5.0 V, V <sub>REF</sub> = V <sub>LOAD</sub>	4.30	4.50	4.80	v	
V <sub>REF</sub> OK Hysteresis	-	40	100	250	mV	
Current Sense Amplifier			•		•	
IS COMP High V	IS+ = 5.0 V, IS- = IS COMP	4.7	5.0	5.3	v	
IS COMP Low V	IS+ = 0 V, IS- = IS COMP	0.5	1.0	1.3	v	
Source Current	IS+ = 5.0 V, IS- = 0 V	2.0	10	-	mA	
Sink Current	IS- = 5.0 V, IS+ = 0 V	10	20	-	mA	
Open Loop Gain	$1.5 \text{ V} \le \text{V}_{\text{COMP}} \le 4.5 \text{ V}, \text{ R}_{\text{L}}$ = 4.0 k $\Omega$	60	80	_	dB	
CMRR	Note 3	60	80	-	dB	
PSRR	10 V < V <sub>CC</sub> < 45 V, Note 3	60	80	_	dB	
Unity Gain Bandwidth	1.5 V $\leq$ V <sub>COMP</sub> $\leq$ 4.5 V, R <sub>L</sub> = 4.0 k $\Omega$ , Note 3	0.5	0.8	-	мна	
Input Offset Voltage	V <sub>IS</sub> + = 2.5 V, V <sub>IS</sub> - = V <sub>ISCOMP</sub>	-8.0	0	8.0	mV	
Input Bias Currents	$V_{IS}$ + = $V_{IS}$ - = 0 V, $I_{IS}$ flows out of pins	-	20	250	nA	
Input Offset Current (IS+, IS-)	-	-250	0	250	nA	
Input Signal Voltage Range	Note 3	-0.3	_	V <sub>CC</sub> – 4.0	v	

3. Guaranteed by design. Not 100% tested in production.

ELECTRICAL CHARACTERISTICS: (continued) ( $-40^{\circ}C \le T_A \le 85^{\circ}C$ , $-40^{\circ}C \le T_J \le 150^{\circ}C$ , $10 \text{ V} < V_{CC} < 45 \text{ V}$ ,	
8.0 V < $V_{\rm C}$ < 75 V; unless otherwise specified.)	

Characteristic	Test Conditions	Min	Тур	Max	Unit
RAMP/SYNC Generator			•		
RAMP Source Current Initial Accuracy	V <sub>SYNC</sub> = 5.0 V, V <sub>RAMP</sub> = 2.5 V, T = 25°C, Note 4	0.18	0.20	0.22	mA
RAMP Source Current	V <sub>SYNC</sub> = 5.0 V, V <sub>RAMP</sub> = 2.5 V	0.16	0.20	0.24	mA
RAMP Sink Current	V <sub>SYNC</sub> = 0 V, V <sub>RAMP</sub> = 2.5 V	1.0	4.0	_	mA
RAMP Peak Voltage	V <sub>SYNC</sub> = 5.0 V	3.3	3.5	3.7	V
RAMP Valley Voltage	V <sub>SYNC</sub> = 0 V	1.4	1.5	1.6	V
RAMP Dynamic Range	VRAMPDR = VRAMPPK - VRAMPVY	1.7	2.0	2.3	V
RAMP Sleep Threshold Voltage	V <sub>RAMP</sub> @ V <sub>REF</sub> < 2.0 V	0.3	0.6	1.0	V
SYNC Threshold	V <sub>SYNC</sub> @ V <sub>RAMP</sub> > 2.5 V	2.3	2.5	2.7	V
SYNC Input Bias Current	V <sub>SYNC</sub> = 0 V, I <sub>SYNC</sub> flows out of pin	-	1.0	20	μΑ
Output Stage		•			
V <sub>G</sub> , High	$V_{SYNC}$ = 5.0 V, IV <sub>G</sub> = 200 mA, V <sub>C</sub> - V <sub>G</sub>	-	1.6	2.5	V
V <sub>G</sub> , Low	V <sub>SYNC</sub> = 0 V, IV <sub>G</sub> = 200 mA	-	0.9	1.5	V
$V_{G}$ Rise Time	Switch V <sub>SYNC</sub> High, C <sub>G</sub> = 1.0 nF, V <sub>CC</sub> = 15 V, measure 2.0 V to 8.0 V	-	30	75	ns
V <sub>G</sub> Fall Time	Switch $V_{SYNC}$ Low, $C_G$ = 1.0 nF, $V_{CC}$ = 15 V, measure 8.0 V to 2.0 V	æ	40	100	ns
V <sub>G</sub> Resistance to GND	Remove supplies, V <sub>G</sub> = 10 V	-	50	100	kΩ
V <sub>D</sub> Resistance to GND	Remove supplies, V <sub>D</sub> = 10 V	500	1500	_	Ω
General			•	1	1
I <sub>CC</sub> , Operating	V <sub>SYNC</sub> = 5.0 V	-	12	18	mA
I <sub>CC</sub> in UVL	V <sub>CC</sub> = 6.0 V	-	300	500	μA
I <sub>CC</sub> in Sleep Mode High	V <sub>RAMP</sub> = 0 V, V <sub>CC</sub> = 45 V	-	80	200	μΑ
I <sub>CC</sub> in Sleep Mode Low	V <sub>RAMP</sub> = 0 V, V <sub>CC</sub> = 10 V	-	20	50	μA
I <sub>C</sub> , Operating High	$V_{SYNC}$ = 5.0 V, $V_{FB}$ = $V_{IS}$ = 0 V, $V_{C}$ = 75 V	-	4.0	8.0	mA
I <sub>C</sub> , Operating Low	$V_{SYNC}$ = 5.0 V, $V_{FB}$ = $V_{IS}$ - = 0 V, $V_C$ = 8.0 V	-	3.0	6.0	mA
UVLO Start Voltage	-	7.4	8.0	9.2	V
UVLO Stop Voltage	-	6.4	7.0	8.3	V
UVLO Hysteresis	-	0.8	1.0	1.2	V
Leading Edge, t <sub>DELAY</sub>	$V_{SYNC}$ = 2.5 V to $V_G$ = 8.0 V	-	280	-	ns
Trailing Edge, t <sub>DELAY</sub>	V <sub>SYNC</sub> = 2.5 V to V <sub>G</sub> = 2.0 V	_	750	_	ns

4. Guaranteed by design. Not 100% tested in production.

PACKAGE	PIN	DESCRIPTION	
FACKAGE	E IIN	DESCRIPTION	

PACKAG	E LEAD #				
DIP-14 SO-16L LEAD SYMBOL		LEAD SYMBOL	FUNCTION		
1	1	SYNC	Synchronization input.		
2	2	V <sub>CC</sub>	Logic supply (10 V to 45 V).		
3	3	V <sub>REF</sub>	5.0 V voltage reference.		
4	-	LGND	Logic level ground (analog and digital ground tied).		
5	6	V <sub>FB</sub>	Error amplifier inverting input.		
6	7	COMP	Error amplifier output and compensation.		
7	8	RAMP	RAMP programmable with the external capacitor.		
8	9	IS+	Current sense amplifier non-inverting input.		
9	10	IS-	Current sense amplifier inverting input.		
10	11	IS COMP	Current sense amplifier compensation and output.		
11	12, 13	PGND	Power ground.		
12	14	V <sub>G</sub>	External power switch gate drive.		
13	15	V <sub>C</sub>	Output power stage supply voltage (8.0 V to 75 V).		
14	16	VD	External FET DRAIN voltage monitor.		
-	5	AGND	Analog ground.		
-	4	DGND	Digital ground.		

#### **CIRCUIT DESCRIPTION**



Figure 2. Block Diagram

#### Theory of Operation

The CS5101 is designed to regulate voltages in multiple output power supplies. Functionally, it is similar to a magnetic amplifier, operating as a switch with a delayed turn-on. It can be used with both single ended and dual ended topologies.

The  $V_{FB}$  voltage is monitored by the error amplifier EA. It is compared to an internal reference voltage and the amplified differential signal is fed through an inverting amplifier into the buffer, BUF. The buffered signal is compared at the PWM comparator with the ramp voltage generated by capacitor  $C_R$ . When the ramp voltage  $V_R$ , exceeds the control voltage  $V_C$ , the output of the PWM comparator goes high, latching its state through the LATCH, the output stage transistor  $Q_1$  turns on, and the external power switch, usually an N–FET, turns on.

#### **SYNC Function**

The SYNC circuit is activated at time  $t_1$  (Figure 3) when the voltage at the SYNC pin exceeds the threshold level (2.5V) of the SYNC comparator. The external ramp capacitor  $C_R$  is allowed to charge through the internal current source I (200  $\mu$ A). At time  $t_2$ , the ramp voltage intersects with the control voltage  $V_C$  and the output of the PWM comparator goes high, turning on the output stage and the external power switch. At the same time, the PWM comparator is latched by the RS latch, LATCH.



#### Figure 3. Waveforms for CS5101. The Number to the Left of Each Curve Refers to a Node On the Application Diagram on Page 956.

The logic state of the LATCH can be changed only when both the voltage level of the trailing edge of the power pulse at the SYNC pin is less than the threshold voltage of the SYNC comparator (2.5 V) and the RAMP voltage is less than the threshold voltage of the RAMP comparator (1.65 V). On the negative going transition of the secondary side pulse  $V_{SY}$  gate G<sub>2</sub> output goes high, resetting the latch at time t<sub>3</sub>. Capacitor C<sub>R</sub> is discharged through transistor Q<sub>4</sub>. C<sub>R</sub>'s output goes low disabling the output stage, and the external power switch (an N–FET) is turned off.

#### **RAMP Function**

The value of the ramp capacitor  $C_R$  is based on the switching frequency of the regulator and the maximum duty cycle of the secondary pulse  $V_{SY}$ .

If the RAMP pin is pulled externally to 0.3 V or below, the SSPR is disabled. Current drawn by the IC is reduced to less than  $100 \ \mu$ A, and the IC is in SLEEP mode.

#### FAULT Function

The voltage at the  $V_{CC}$  pin is monitored by the undervoltage lockout comparator with hysteresis. When  $V_{CC}$  falls below the UVL threshold, the 5.0 V reference and all the circuitry running off of it is disabled. Under this condition the supply current is reduced to less than 500  $\mu$ A.

The V<sub>CC</sub> supply voltage is further monitored by the V<sub>CC</sub>\_OK comparator. When V<sub>CC</sub> is reduced below V<sub>REF</sub> – 0.7 V, a fault signal is sent to gate G<sub>1</sub>. This fault signal, which determines if V<sub>CC</sub> is absent. works in conjunction with the ramp signal to disable the output. but only after the current cycle has finished and the RS latch is reset. Therefore this fault will not cause the output to turn off during the middle of an on pulse, but rather will utilize lossless turn–off. This feature protects the FET from overvoltage stress. This is accomplished through gate G<sub>1</sub> by driving transistor Q<sub>4</sub> on.

An additional fault signal is derived from the REF\_OK comparator.  $V_{REF}$  is monitored so to disable the output through gate  $G_1$  when the  $V_{REF}$  voltage falls below the OK threshold. As in the  $V_{CC}$ \_OK fault, the REF\_OK fault disables the output after the current cycle has been completed. The fault logic will operate normally only when  $V_{REF}$  voltage is within the specification limits of REF\_OK.

#### **DRAIN Function**

The drain pin,  $V_D$  monitors the voltage on the drain of the power switch and derives energy from it to keep the output stage in an off state when  $V_C$  or  $V_{CC}$  is below the minimum specified voltage.



Figure 4. CS5101 Bench Test on DIP–14 Package

#### PACKAGE THERMAL DATA

Parameter	DIP-14	SO-16L	Unit	
R <sub>OJC</sub>	Typical	23	48	°C/W
R <sub>OJA</sub>	Typical	105	85	°C/W