# Low Side PWM FET Controller

The CS7054 is a monolithic integrated circuit designed primarily to control the rotor speed of permanent magnet, direct current (DC) brush motors. It drives the gate of an N channel power MOSFET or IGBT with a user–adjustable, fixed frequency, variable duty cycle, pulse width modulated (PWM) signal. The CS7054 can also be used to control other loads such as incandescent bulbs and solenoids. Inductive current from the motor or solenoid is recirculated through an external diode.

The CS7054 accepts a DC level input signal of 0 to 5.0 V to control the pulse width of the output signal. This signal can be generated by a potentiometer referenced to the on-chip 5.0 V linear regulator, or a filtered 0% to 100% PWM signal also referenced to the 5.0 V regulator.

The IC is placed in a sleep state by pulling the CTL lead below 0.5 V. In this mode everything on the chip is shut down except for the on–chip regulator and the overall current draw is less than 275  $\mu$ A. There are a number of on–chip diagnostics that look for potential failure modes and can disable the external power MOSFET.

# Features

- 200 mA Peak PWM Gate Drive Output
- Patented Voltage Compensation Circuit
- 100% Duty Cycle Capability
- 5.0 V,  $\pm$  3.0% Linear Regulator
- Low Current Sleep Mode
- Overvoltage Protection
- Overcurrent Protection of External MOSFET/IGBT
- Output Inhibit





#### **ORDERING INFORMATION**

Device	Package	Shipping
CS7054YN14	DIP-14	25 Units/Rail
CS7054YDW16	SO-16L	46 Units/Rail
CS7054YDWR16	SO-16L	1000 Tape & Reel



Figure 1. Application Diagram

### **ABSOLUTE MAXIMUM RATINGS\***

	Value	Unit	
Storage Temperature		–65 to 150	°C
V <sub>CC</sub>		-0.3 to 30	V
Supply Voltage Range (Load Dump = 26 V w/Series 51 $\Omega$ Resistor) V <sub>CC</sub> Peak Transient Voltage		40	V
Input Voltage Range (at any input)		-0.3 to 10	V
Maximum Junction Temperature		150	°C
ESD Susceptibility (Human Body Model)		2.0	kV
Lead Temperature Soldering	Wave Solder (through hole styles only) Note 1 Reflow (SMD styles only) Note 2	260 peak 230 peak	°C C°

1. 10 seconds max.

2. 60 seconds max above  $183^\circ\text{C}$ 

\*The maximum package power dissipation must be observed.

# CS7054

Characteristic	Test Conditions	Min	Тур	Мах	Unit
V <sub>CC</sub> Supply					
Operating Current Supply	-	-	5.0	10	mA
Quiescent Current	V <sub>CC</sub> = 12 V	—	170	275	μΑ
Overvoltage Shutdown	-	18	19.5	21	V
Overvoltage Hysteresis	ysteresis – 150		325	500	mV
Control (CTL)					
Control Input Current	CTL = 0 V to 5.0 V	-2.0	0.1	2.0	μA
Sleep Mode Threshold	-	8.0	10	12	% V <sub>REG</sub>
Sleep Mode Hysteresis	-	50	100	150	mV
Current Sense					
Differential Voltage Sense	$I_{ADJ}$ = 51.2% $V_{REG}$ and $R_{CS1}$ = 51 $\Omega$	60.5	-	79.5	mV
I <sub>ADJ</sub> Input Current	I <sub>ADJ</sub> = 0 V to 5.0 V	-5.0	0.3	2.0	μA
Linear Regulator					
Output Voltage	V <sub>CC</sub> = 13.2 V	4.85	5.00	5.15	V
Inhibit					
Inhibit Threshold	_	40	50	60	% V <sub>REG</sub>
Inhibit Hysteresis	-	150	325	575	mV
External Drive (OUTPUT)					
Output Frequency	R <sub>OSC</sub> = 105 kΩ, C <sub>OSC</sub> = 390 pF	17	20	23	kHz
Voltage to Duty Cycle Conversion	$V_{CC}$ = 13 V, CTL = 30% $V_{REG}$ $V_{CC}$ = 13 V, CTL = 70% $V_{REG}$	26.3 69.5	-	38.5 81.5	% %
Output Rise Time	$V_{CC}$ = 13 V, $R_{GATE}$ = 6.0 $\Omega$ , $C_{GATE}$ = 5.0 nF	-	0.25	1.0	μs
Output Fall Time	$V_{CC}$ = 13 V, $R_{GATE}$ = 6.0 $\Omega$ , $C_{GATE}$ = 5.0 nF	-	0.3	1.0	μs
Output Sink Current	$V_{CC}$ = 13 V, $R_{GATE}$ = 6.0 $\Omega$ , $C_{GATE}$ = 5.0 nF	-	400	-	mA
Output Source Current	$V_{CC}$ = 13 V, $R_{GATE}$ = 6.0 $\Omega$ , $C_{GATE}$ = 5.0 nF	-	400	-	mA
Output High Voltage	I <sub>OUT</sub> = 1.0 mA	V <sub>CC</sub> – 1.7	-	-	V
Output Low Voltage	I <sub>OUT</sub> = –1.0 mA	-	· · · · ·	1.3	V

# CS7054

## PACKAGE PIN DESCRIPTION

PACKAGE PIN #				
DIP-14	SO-16L	PIN SYMBOL	FUNCTION	
1	1	OUTPUT	MOSFET Gate Drive.	
2	2	GND	Ground.	
3	3	FLT	Fault time out capacitor.	
4	4	C <sub>OSC</sub>	Oscillator capacitor.	
5	5	R <sub>OSC</sub>	Oscillator resistor.	
6	6	CTL	Pulse width control input.	
7	7, 8, 15	NC	No connection.	
8	9	V <sub>REG</sub>	5.0 V linear regulator.	
9	10	I <sub>SENSE-</sub>	Current sense minus.	
10	11	ISENSE+	Current sense plus.	
11	12	I <sub>ADJ</sub>	Current limit adjust.	
12	13	INH	Output Inhibit.	
13	14	PGND	Power ground for on chip clamp.	
14	16	V <sub>CC</sub>	Positive power supply input.	



Figure 2. Block Diagram

# CS7054



### **TYPICAL PERFORMANCE CHARACTERISTICS**



Temperature

### APPLICATIONS INFORMATION

#### THEORY OF OPERATION

# Oscillator

The IC sets up a constant frequency triangle wave at the  $C_{OSC}$  lead whose frequency is determined by the external components  $R_{OSC}$  and  $C_{OSC}$  by the following equation:

$$Frequency = \frac{0.83}{ROSC \times COSC}$$

The peak and valley of the triangle wave are proportional to  $V_{CC}$  by the following:

$$V_{VALLEY} = 0.2 \times V_{CC}$$
  
 $V_{PEAK} = 0.8 \times V_{CC}$ 

This is required to make the voltage compensation function properly. In order to keep the frequency of the oscillator constant the current that charges  $C_{OSC}$  must also vary with supply.  $R_{OSC}$  sets up the current which charges  $C_{OSC}$ . The voltage across  $R_{OSC}$  is 50% of  $V_{CC}$  and therefore:

$$I_{ROSC} = 0.5 \times \frac{V_{CC}}{R_{OSC}}$$

 $I_{ROSC}$  is multiplied by two (2) internally and transferred to the  $C_{OSC}$  lead. Therefore:

$$V_{COSC} = \pm \frac{V_{CC}}{R_{OSC}}$$

The period of the oscillator is:

$$T = 2C_{OSC} \times \frac{V_{PEAK} - V_{VALLEY}}{I_{COSC}}$$

The R<sub>OSC</sub> and C<sub>OSC</sub> components can be varied to create frequencies over the range of 15 Hz to 25 kHz. With the suggested values of 105 k $\Omega$  and 390 pF for R<sub>OSC</sub> and C<sub>OSC</sub> respectively, the nominal frequency will be approximately 20 kHz. I<sub>ROSC</sub>, at V<sub>CC</sub> = 14 V, will be 66.7  $\mu$ A. I<sub>ROSC</sub> should not change over a more than 2:1 ratio and therefore C<sub>OSC</sub> should be changed to adjust the oscillator frequency.

#### Voltage Duty Cycle Conversion

The IC translates an input voltage at the CTL lead into a duty cycle at the OUTPUT lead. The transfer function incorporates ON Semiconductor's patented Voltage Compensation method to keep the average voltage and current across the load constant regardless of fluctuations in the supply voltage. The duty cycle is varied based upon the input voltage and supply voltage by the following equation:

Duty Cycle = 
$$100\% \times \frac{2.8 \times V_{CTL}}{V_{CC}}$$

An internal DC voltage equal to:

$$V_{DC} = (1.683 \times V_{CTL}) + V_{VALLEY}$$

is compared to the oscillator voltage to produce the compensated duty cycle. The transfer is set up so that at  $V_{CC}$  = 14 V the duty will equal  $V_{CTL}$  divided by  $V_{REG}$ . For

example at  $V_{CC} = 14 \text{ V}$ ,  $V_{REG} = 5.0 \text{ V}$  and  $V_{CTL} = 2.5 \text{ V}$ , the duty cycle would be 50% at the output. This would place a 7.0 V average voltage across the load. If  $V_{CC}$  then drops to 10 V, the IC would change the duty cycle to 70% and hence keep the average load voltage at 7.0 V.



Figure 8. Voltage Compensation

#### 5.0 V Linear Regulator

There is a 5.0 V, 5.0 mA linear regulator available at the  $V_{REG}$  lead for external use. This voltage acts as a reference for many internal and external functions. It has a drop out of approximately 1.5 V at room temperature and does not require an external capacitor for stability.

#### **Current Sense and Timer**

The IC differentially monitors the load current on a cycle by cycle basis at the  $I_{SENSE+}$  and  $I_{SENSE-}$  leads. The differential voltage across these two leads is amplified internally and compared to the voltage at the  $I_{ADJ}$  lead. The gain,  $A_V$ , is set internally and externally by the following equation:

$$A_V = \frac{VI(ADJ)}{ISENSE + - ISENSE -} = \frac{37000}{1000 + RCS}$$

The current limit ( $I_{LIM}$ ) is set by the external current sense resistor ( $R_{SENSE}$ ) placed across the  $I_{SENSE+}$  and  $I_{SENSE-}$ terminals and the voltage at the  $I_{ADJ}$  lead.

$$I_{\text{LIM}} = \frac{1000 + \text{RCS}}{37000} \times \frac{\text{VI(ADJ)}}{\text{RSENSE}}$$

The R<sub>CS</sub> resistors and C<sub>CS</sub> components form a differential low pass filter which filters out high frequency noise generated by the switching of the external MOSFET and the associated lead noise. R<sub>CS</sub> also forms an error term in the gain of the I<sub>LIM</sub> equation because the I<sub>SENSE+</sub> and I<sub>SENSE-</sub> leads are low impedance inputs thereby creating a good current sensing amplifier. Both leads source 50  $\mu$ A while the chip is in run mode. R<sub>CS</sub> should be much less than 1000  $\Omega$  to minimize error in the I<sub>LIM</sub> equation. I<sub>ADJ</sub> should be biased between 1.0 V and 4.0 V.

When the current through the external MOSFET exceeds ILIM, an internal latch is set and the output pulls the gate of the MOSFET low for the remainder of the oscillator cycle (fault mode). At the start of the next cycle, the latch is reset and the IC reverts back to run mode until another fault occurs. If a number of faults occur in a given period of time, the IC "times out" and disables the MOSFET for a long period of time to let it cool off. This is accomplished by charging the CFLT capacitor each time an over current condition occurs. If a cycle goes by with no overcurrent fault occurring, an even smaller amount of charge will be removed from C<sub>FLT</sub>. If enough faults occur together, eventually C<sub>FLT</sub> will charge up to 2.4 V and the fault latch will be set. The fault latch will not be reset until the  $C_{FLT}$ discharges to 0.6 V. This action will continue indefinitely if the fault persists.

The off time and on time are set by the following:

Off Time = C<sub>FLT</sub> × 
$$\frac{2.4 \text{ V} - 0.6 \text{ V}}{4.5 \mu\text{A}}$$
  
On Time = C<sub>FLT</sub> ×  $\frac{2.4 \text{ V} - 0.6 \text{ V}}{10 \text{ VG}}$ 

where:

$$I_{AVG} = (295.5 \ \mu A \times DC) - [4.5 \ \mu A \times (1 - DC)]$$
$$I_{AVG} = (300 \ \mu A \times DC) - 4.5 \ \mu A$$
$$DC = PWM \ Duty \ Cycle$$

#### Sleep State

This device will enter into a low current mode (<  $275 \,\mu$ A) when CTL lead is brought to less than 0.5 V. All functions are disabled in this mode, except for the regulator.

#### Inhibit

When the inhibit voltage is greater than 2.5 V the internal latch is set and the external MOSFET will be turned off for the remainder of the oscillator cycle. The latch is then reset at the start of the next cycle.

#### **Overvoltage Shutdown**

The IC will disable the output during an overvoltage event. This is a real time fault event and does not set the internal latch and therefore is independent of the oscillator timing (i.e. asynchronous). There is no undervoltage lockout. The device will shutdown gracefully once it runs out of headroom. This happens at the point when VREG falls out of regulation.

#### **Reverse Battery**

The CS7054 will not survive a reverse battery condition. Therefore, a series diode is required between the battery and the  $V_{CC}$  lead.

#### Load Dump

 $V_{CC}$  is internally clamped to 30 V. It is recommended that a 51  $\Omega$  resistor,  $(R_S)$  is placed in series with  $V_{CC}$  to limit the current flow into the IC in the event of a 40 V peak transient condition.

#### Using the CS7054 as a Frequency Converter

Figure 9 shows the CS7054 configured for use as a frequency converter. In the setup shown, a 150 Hz square wave from a microprocessor is converted to a 10 kHz square wave. The duty cycle of each waveform is identical. The amplitude of the input waveform is 5.0 V, but does not need to be. The input amplitude requirement just needs to be high enough to switch the external bipolar transistor. The 10 kHz oscillator frequency is setup per the oscillator section of this data sheet.

The external resistor divider composed of the 3.6 k and 6.2 k resistors supplies 5.0 V to the CTL pin when the input duty cycle is at 100%. This also makes the output waveform 100%.

The RC filter (1.0 M $\Omega$  and 0.1  $\mu$ F) sets up a pole at 1.6 Hz:

$$f = \frac{1}{2\pi RC} = \frac{1}{2\pi \left[1 \text{ M}\Omega + \left(\frac{(6.2 \text{ k})(3.6 \text{ k})}{6.2 \text{ k} + 3.6 \text{ k}}\right)\right](0.1 \text{ }\mu\text{F})}$$
  
= 1.6 Hz

In this case, the pole is 2 orders of magnitude below the input waveform. Care must be taken to provide the appropriate DC level on the control pin in addition to providing the required response time.

\*Note the current limit feature of the CS7054 has been defeated by grounding the  $I_{SENSE+}$  and the  $I_{SENSE-}$  pins and connecting the  $I_{ADJ}$  lead to  $V_{REG}$ .







# PACKAGE THERMAL DATA

Parameter		DIP-14	SO-16L	. Unit	
R <sub>ØJC</sub>	Typical	48	23	°C/W	
$R_{\Theta JA}$	Typical	85	105	°C/W	