Micropower 5.0 V, 100 mA Low Dropout Linear Regulator with RESET and ENABLE

The CS8101 is a precision 5.0 V micropower voltage regulator with very low quiescent current (70 μ A typ at 100 μ A load). The 5.0 V output is accurate within ±2.0% and supplies 100 mA of load current with a typical dropout voltage of only 400 mV. Microprocessor control logic includes an ENABLE input and an active RESET. This combination of low quiescent current, outstanding regulator performance and control logic makes the CS8101 ideal for any battery operated, microprocessor controlled equipment.

The active $\overline{\text{RESET}}$ circuit includes hysteresis, and operates correctly at an output voltage as low as 1.0 V. The $\overline{\text{RESET}}$ function is activated during the power up sequence or during normal operation if the output voltage drops outside the regulation limits by more than 200 mV typ. The logic level compatible $\overline{\text{ENABLE}}$ input allows the user to put the regulator into a shutdown mode where it draws only 20 μ A typical of quiescent current.

The regulator is protected against reverse battery, short circuit, over voltage, and thermal overload conditions. The device can withstand load dump transients making it suitable for use in automotive environments.

The CS8101 is functionally equivalent to the National Semiconductor LP2951 series low current regulators.

Features

- 5.0 V ±2.0% Output
- Low 70 µA Quiescent Current
- Active **RESET**
- ENABLE Input for ON/OFF and Active/Sleep Mode Control
- 100 mA Output Current Capability
- Fault Protection
 - +60 V Peak Transient Voltage
 - -15 V Reverse Voltage Short Circuit Thermal Overload
- Low Reverse Current (Output to Input)
- Internally Fused Leads Available in SO-20L Package



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 393 of this data sheet.

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 393 of this data sheet.

CS8101



Figure 1. Block Diagram

ABSOLUTE MAXIMUM RATINGS*

Rating	Value	Unit	
Power Dissipation		Internally Limited	-
Peak Transient Voltage (46 V Load Dump @ V _{IN} = 14 V)	–15, 60	V	
Output Current		Internally Limited	-
ESD Susceptibility (Human Body Model)		2.0	kV
Operating Temperature		-40 to +125	°C
Junction Temperature Range		-40 to +150	°C
Storage Temperature Range		–55 to +150	°C
Lead Temperature Soldering:	Wave Solder (through hole styles only) (Note 1) Reflow (SMD styles only) (Note 2)	260 peak 230 peak	°C °C

1. 10 second maximum.
2. 60 second maximum above 183°C.

*The maximum package power dissipation must be observed.

$\label{eq:loss} \begin{array}{l} \textbf{ELECTRICAL CHARACTERISTICS} \quad (6.0 \ V \leq V_{IN} \leq 26 \ V; \ I_{OUT} = 1.0 \ mA; -40 \leq T_A \leq 125, -40^{\circ}C \leq T_J \leq 150^{\circ}C, \\ unless \ otherwise \ noted.) \end{array}$

Characteristic	Test Conditions	Min	Тур	Max	Unit
Output Stage					
Output Voltage, V _{OUT}	$\begin{array}{c} 9.0 \ V < V_{IN} < 16 \ V, \ 100 \ \mu A \leq I_{OUT} \leq 100 \ mA \\ 6.0 \ V < V_{IN} < 26 \ V, \ 100 \ \mu A \leq I_{OUT} \leq 100 \ mA \end{array}$	4.90 4.85	5.00 5.00	5.10 5.15	V V
Dropout Voltage (V _{IN} – V _{OUT})	I _{OUT} = 100 mA I _{OUT} = 100 μA	- Eo	400 100	600 150	mV mV
Load Regulation	V_{IN} = 14 V, 100 μ A \leq I _{OUT} \leq 100 mA	_	5.0	50	mV
Line Regulation	6.0 < V < 26 V, I _{OUT} = 1.0 mA	-	5.0	50	mV
Quiescent Current, (I _Q) Active Mode	I _{OUT} = 100 μA, V _{IN} = 6.0 V I _{OUT} = 50 mA I _{OUT} = 100 mA	- - -	70 4.0 12	140 6.0 20	μA mA mA
Quiescent Current, (I _Q) Sleep Mode	V_{OUT} = OFF, V_{IN} = 6.0 V, $V_{\overline{ENABLE}}$ = 2.0 V	-	20	50	μΑ
Ripple Rejection	$7.0 \leq V_{IN} \leq 17$ V, I_{OUT} = 100 mA, f = 120 Hz	60	75	_	dB
Current Limit	-	105	200	_	mA
Short Circuit Output Current	V _{OUT} = 0 V	25	125	_	mA
Thermal Shutdown	-	150	180	_	°C
Overvoltage Shutdown	$V_{OUT} \le 1.0 \text{ V}$	30	34	38	V
Reverse Current	V _{OUT} = 5.0 V, V _{IN} = 0 V	-	100	200	μΑ
ENABLE Input (ENABLE)					
Threshold HIGH LOW	(V _{OUT} OFF) (V _{OUT} ON)	0.6	1.4 1.4	2.0	V V
Input Current	$V_{\text{ENABLE}} = 2.4 \text{ V}$	_	30	100	μA

CS8101

ELECTRICAL CHARACTERISTICS (continued) (6.0 V \leq V_{IN} \leq 26 V; I_{OUT} = 1.0 mA; -40 \leq T_A \leq 125, -40°C \leq T_J \leq 150°C, unless otherwise noted.)

Characteristic	Test Conditions	Min	Тур	Мах	Unit
Reset Functions (RESET)					
RESET Threshold HIGH (V _{RH}) LOW (V _{RL})	V_{OUT} Increasing V_{OUT} Decreasing	4.525 4.500	4.75 4.70	V _{OUT} – 0.05 V _{OUT} – 0.075	v v
RESET Hysteresis	(HIGH – LOW)	25	50	100	mV
Reset Output Leakage RESET = HIGH	V _{OUT} ≥ V _{RH}	-	_	25	μΑ
Output Voltage Low (V _{RLO}) Low (VR _{PEAK})	$\begin{array}{l} 1.0 \ V \leq V_{OUT} \leq V_{RL,} \ R_{\overline{RESET}} = 10 \ k \\ V_{OUT,} \ \text{Power up, Power down, } R_{\overline{RESET}} = 10 \ k \end{array}$		0.1 0.6	0.4 1.0	v v

PACKAGE LEAD DESCRIPTION

P	ACKAGE LEAD	#		
TO–220 5 LEAD	SO-20L	SO-8	LEAD SYMBOL	FUNCTION
1	20	1	V _{OUT}	5.0 V, ±2.0%, 100 mA output.
-	_	2	V _{OUT} SENSE	Kelvin connection which allows remote sensing of output voltage for improved regulation. If remote sensing is not required, connect to $V_{\mbox{OUT}}$.
2	1	3	ENABLE	Logic level switches output off when toggled HIGH.
3	4, 5, 6, 7 14, 15, 16, 17	4	GND	Ground. All GND leads must be connected to Ground.
4	10	5	RESET	Active reset (accurate to $V_{OUT} \ge 1.0 \text{ V}$)
-	2, 3, 8, 9, 11, 12, 13, 18	6,7	NC	No Connection.
5	19	8	V _{IN}	Input voltage.

CS8101

TYPICAL PERFORMANCE CHARACTERISTICS





CIRCUIT DESCRIPTION

VOLTAGE REFERENCE AND OUTPUT CIRCUITRY

Output Stage Protection

The output stage is protected against overvoltage, short circuit and thermal runaway conditions (Figure 3).



If the input voltage rises above 30 V (e.g. load dump), the output shuts down. This response protects the internal circuitry and enables the IC to survive unexpected voltage transients.

Should the junction temperature of the power device exceed $180^{\circ}C$ (typ) the load current capability is reduced thereby preventing thermal overload. This thermal management function is an effective means to prevent die overheating since the load current is the principle heat source in the IC.

REGULATOR CONTROL FUNCTIONS

The CS8101 contains two microprocessor compatible control functions: $\overline{\text{ENABLE}}$ and $\overline{\text{RESET}}$ (Figure 4).



(1) = No Reset Delay Capacitor(2) = With Reset Delay Capacitor

Figure 4. Circuit Waveform

ENABLE Function

The ENABLE function switches the output transistor ON and OFF. When the voltage on the ENABLE lead exceeds 1.4 V typ, the output pass transistor turns off, leaving a high impedance facing the load. The IC will remain in Sleep mode, drawing only 50 μ A, until the voltage on this input drops below the ENABLE threshold.

RESET Function

A RESET signal (low voltage) is generated as the IC powers up until V_{OUT} is within 250 mV of the regulated output voltage, or when V_{OUT} drops out of regulation, and is lower than 300 mV below the regulated output voltage. A hysteresis of 50 mV is included in the function to minimize oscillations.

The RESET output is an open collector NPN transistor, controlled by a low voltage detection circuit. The circuit is functionally independent of the rest of the IC thereby guaranteeing that the RESET signal is valid for V_{OUT} as low as 1.0 V.



Figure 5. RC Network for RESET Delay

An external RC network on the lead (Figure 5) provides a sufficiently long delay for most microprocessor based applications. RC values can be chosen using the following formula:

$$\mathsf{RTOTCRST} = \left[\frac{-\mathsf{t}_{\mathsf{Delay}}}{\mathsf{In}\left(\frac{\mathsf{V}_{\mathsf{T}}-\mathsf{V}_{\mathsf{OUT}}}{\mathsf{V}_{\mathsf{RST}}-\mathsf{V}_{\mathsf{OUT}}}\right)}\right]$$

where:

 $\begin{array}{l} R_{RST} = \overline{RESET} \text{ Delay resistor} \\ R_{IN} = \mu P \text{ port impedance} \\ R_{TOT} = R_{RST} \text{ in parallel with } R_{IN} \\ C_{RST} = \overline{RESET} \text{ Delay capacitor} \\ t_{Delay} = \text{desired delay time} \\ V_{RST} = V_{SAT} \text{ of } \overline{RESET} \text{ lead } (0.7 \text{ V} @ \text{ turn - ON}) \end{array}$

 $V_T = \overline{RESET}$ threshold.

The circuit depicted in Figure 6 lets the microprocessor control its power source, the CS8101 regulator. An I/O port on the μ P and the SWITCH port are used to drive the base of Q1. When Q1 is driven into saturation, the voltage on the ENABLE lead falls below its lower threshold. The regulator's output is enabled. When the drive current is removed, the voltage on the ENABLE lead rises, the output is switched off and the IC moves into Sleep mode where it draws 50 μ A (max).

By coupling these two controls with the ENABLE lead, the system has added flexibility. Once the system is running, the state of the SWITCH is irrelevant as long as the I/O port continues to drive Q1. The microprocessor can turn off its own power by withdrawing drive current, once the SWITCH is open. This software control at the I/O port allows the microprocessor to finish key housekeeping functions before power is removed.

The logic options are summarized in Table 1.

Table 1. Logic	Control	of CS8101	Output
----------------	---------	-----------	--------

Microprocessor I/O Drive	Switch	ENABLE	Output
ON	Closed	LOW	ON
	Open	LOW	ON
OFF	Closed	LOW	ON
	Open	HIGH	OFF

The I/O port of the microprocessor typically provides $50 \ \mu\text{A}$ to Q1. In automotive applications the SWITCH is connected to the ignition switch.



Figure 6. Microprocessor Control of CS8101 Using External Switching Transistor Q1

STABILITY CONSIDERATIONS

The output or compensation capacitor helps determine three main characteristics of a linear regulator: start–up delay, load transient response and loop stability.



 $^{*}C_{IN}$ required if regulator is located far from the power supply filter. $^{*}C_{OUT}$ required for stability. Capacitor must operate at minimum temperature expected.

Figure 7. Test and Application Circuit Showing Output Compensation

The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (-25° C to -40° C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturers data sheet usually provides this information.

The value for the output capacitor C_{OUT} shown in Figure 7 should work for most applications, however it is not necessarily the optimized solution.

To determine an acceptable value for C_{OUT} for a particular application, start with a tantalum capacitor of the recommended value and work towards a less expensive alternative part.

Step 1: Place the completed circuit with a tantalum capacitor of the recommended value in an environmental chamber at the lowest specified operating temperature and monitor the outputs with an oscilloscope. A decade box connected in series with the capacitor will simulate the higher ESR of an aluminum capacitor. Leave the decade box outside the chamber, the small resistance added by the longer leads is negligible.

Step 2: With the input voltage at its maximum value, increase the load current slowly from zero to full load while observing the output for any oscillations. If no oscillations are observed, the capacitor is large enough to ensure a stable design under steady state conditions.

Step 3: Increase the ESR of the capacitor from zero using the decade box and vary the load current until oscillations appear. Record the values of load current and ESR that cause

the greatest oscillation. This represents the worst case load conditions for the regulator at low temperature.

Step 4: Maintain the worst case load conditions set in step 3 and vary the input voltage until the oscillations increase. This point represents the worst case input voltage conditions.

Step 5: If the capacitor is adequate, repeat steps 3 and 4 with the next smaller valued capacitor. A smaller capacitor will usually cost less and occupy less board space. If the output oscillates within the range of expected operating conditions, repeat steps 3 and 4 with the next larger standard capacitor value.

Step 6: Test the load transient response by switching in various loads at several frequencies to simulate its real working environment. Vary the ESR to reduce ringing.

Step 7: Raise the temperature to the highest specified operating temperature. Vary the load current as instructed in step 5 to test for any oscillations.

Once the minimum capacitor value with the maximum ESR is found, a safety factor should be added to allow for the tolerance of the capacitor and any variations in regulator performance. Most good quality aluminum electrolytic capacitors have a tolerance of \pm 20% so the minimum value found should be increased by at least 50% to allow for this tolerance plus the variation which will occur at low temperatures. The ESR of the capacitor should be less than 50% of the maximum allowable ESR found in step 3 above.

CALCULATING POWER DISSIPATION IN A SINGLE OUTPUT LINEAR REGULATOR

The maximum power dissipation for a single output regulator (Figure 8) is:

$$P_{D(max)} = \{V_{IN(max)} - V_{OUT(min)}\} | OUT(max) + V_{IN(max)} | Q$$
(1)

where:

V_{IN(max)} is the maximum input voltage.

V_{OUT(min)} is the minimum output voltage.

 $I_{OUT\left(max\right)}$ is the maximum output current for the application, and

 I_Q is the quiescent current the regulator consumes at $I_{OUT(max)}$.

Once the value of $P_{D(max)}$ is known, the maximum permissible value of $R_{\Theta JA}$ can be calculated:

$$R_{\Theta JA} = \frac{150^{\circ}C - T_{A}}{P_{D}}$$
(2)

The value of $R_{\Theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\Theta JA}$'s less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.





HEAT SINKS

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\Theta IA}$.

$$R_{\Theta JA} = R_{\Theta JC} + R_{\Theta CS} + R_{\Theta SA}$$
(3)

where:

 $R_{\Theta JC}$ = the junction–to–case thermal resistance.

 $R_{\Theta CS}$ = the case-to-heatsink thermal resistance, and

 $R_{\Theta SA}$ = the heatsink-to-ambient thermal resistance.

 $R_{\Theta JC}$ appears in the package section of the data sheet. Like $R_{\Theta JA}$, it is a function of package type. $R_{\Theta CS}$ and $R_{\Theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.

ORDERING INFORMATION[†]

Device	Description	Shipping
CS8101YD8	SO–8	95 Units/Rail
CS8101YDR8	SO–8	2500 Tape & Reel
CS8101YDWF20	SO-20L	37 Units/Rail
CS8101YDWFR20	SO-20L	1000 Tape & Reel
CS8101YT5	TO-220 FIVE LEAD STRAIGHT	50 Units/Rail
CS8101YTVA5	TO-220 FIVE LEAD VERTICAL	50 Units/Rail
CS8101YTHA5	TO-220 FIVE LEAD HORIZONTAL	50 Units/Rail

†Contact your local sales representative for D²PAK package option.

MARKING DIAGRAMS





PACKAGE THERMAL DATA

Parameter		TO–220 FIVE LEAD	SO-8	SO-20L	Unit
$R_{\Theta JC}$	Typical	3.3	45	9.0	°C/W
$R_{\Theta JA}$	Typical	50	165	55	°C/W