# 5.0 V, 750 mA Low Dropout Linear Regulator with Lower RESET Threshold

The CS8129 is a precision 5.0 V linear regulator capable of sourcing 750 mA. The RESET threshold voltage has been lowered to 4.2 V so that the regulator can be used with 4.0 V microprocessors. The lower RESET threshold also permits operation under low battery conditions (5.5 V plus a diode). The RESET's delay time is externally programmed using a discrete RC network. During power up, or when the output goes out of regulation, RESET remains in the low state for the duration of the delay. This function is independent of the input voltage and will function correctly as long as the output voltage remains at or above 1.0 V. Hysteresis is included in the Delay and the RESET comparators to improve noise immunity. A latching discharge circuit is used to discharge the delay capacitor when it is triggered by a brief fault condition.

The regulator is protected against a variety of fault conditions: i.e. reverse battery, overvoltage, short circuit and thermal runaway conditions. The regulator is protected against voltage transients ranging from -50 V to +40 V. Short circuit current is limited to 1.2 A (typ).

The CS8129 is packaged in a 5 lead TO-220 and a 16 lead surface mount package.

## Features

- 5.0 V ±3.0% Regulated Output
- Low Dropout Voltage (0.6 V @ 0.5 A)
- 750 mA Output Current Capability
- Reduced **RESET** Threshold for use with 4.0 V Microprocessors
- Externally Programmed RESET Delay
- Fault Protection
  - Reverse Battery
  - 60 V, -50 V Peak Transient Voltage
  - Short Circuit
  - Thermal Shutdown



http://onsemi.com



#### **ORDERING INFORMATION**

Package	Shipping			
TO–220⁺ STRAIGHT	50 Units/Rail			
TO–220* VERTICAL	50 Units/Rail			
TO–220* HORIZONTAL	50 Units/Rail			
SO-16L	46 Units/Rail			
SO-16L	1000 Tape & Reel			
	TO-220* STRAIGHT TO-220* VERTICAL TO-220* HORIZONTAL SO-16L			

\*Five lead.

#### **DEVICE MARKING INFORMATION**

See general marking information in the device marking section on page 611 of this data sheet.



Figure 1. Block Diagram

## ABSOLUTE MAXIMUM RATINGS\*

Rating	Value	Unit	
Input Operating Range		-0.5 to 26	V
Power Dissipation		Internally Limited	-
Peak Transient Voltage (46 V Load Dump @ 14 V V <sub>IN</sub> )		-50, 60	V
Output Current		Internally Limited	-
Electrostatic Discharge (Human Body Model)		4.0	kV
Junction Temperature		–55 to +150	°C
Storage Temperature Range		–55 to +150	°C
Lead Temperature Soldering: V	Vave Solder (through hole styles only) (Note 1) Reflow (SMD styles only) (Note 2)	260 peak 230 peak	°C

10 second maximum.
60 seconds max above 183°C.

\*The maximum package power dissipation must be observed.

## $\textbf{ELECTRICAL CHARACTERISTICS} \quad (-40\,^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 125\,^{\circ}\text{C}, \ -40 \leq \text{T}_{\text{J}} \leq 150\,^{\circ}\text{C}, \ 6.0 \leq \text{V}_{\text{IN}} \leq 26 \ \text{V}, \ 5.0 \ \text{mA} \leq \text{I}_{\text{OUT}} \leq 500 \ \text{mA}, \ 100\,^{\circ}\text{C} \leq \text{V}_{\text{IN}} \leq 100\,^{\circ}\text{C}, \ 100\,^{\circ}\text{C} < 100\,^{\circ}\text{C} < 100\,^{\circ$ $R_{RESET} = 4.7 \text{ k}\Omega \text{ to } V_{OUT} \text{ unless otherwise noted.}$ Note 3

Characteristic	Test Conditions	Min	Тур	Max	Unit
Output Stage (V <sub>OUT)</sub>					
Output Voltage	_	4.85	5.0	5.15	V
Dropout Voltage	I <sub>OUT</sub> = 500 mA	_	0.35	0.60	V
Supply Current	I <sub>OUT</sub> = 10 mA I <sub>OUT</sub> = 100 mA I <sub>OUT</sub> = 500 mA	- - -	2.0 6.0 55	7.0 12 100	mA mA mA
Line Regulation	$6.0 \text{ V} \leq \text{V}_{\text{IN}} \leq 26 \text{ V}, \text{ I}_{\text{OUT}} = 50 \text{ mA}$	_	5.0	50	mV
Load Regulation	50 mA $\leq$ I <sub>OUT</sub> $\leq$ 500 mA, V <sub>IN</sub> = 14 V	_	10	50	mV
Ripple Rejection	f = 120 Hz, $V_{IN}$ = 7.0 to 17 V, $I_{OUT}$ = 250 mA	54	75	-	dB
Current Limit	-	0.75	1.20	-	Α
Overvoltage Shutdown	_	32	-	40	V
Reverse Polarity Input Voltage DC	$V_{OUT} \ge -0.6 \text{ V}, 10 \Omega \text{ Load}$	-15	-30	_	V
Thermal Shutdown	n Guaranteed by Design		180	210	°C
RESET and Delay Functions					_
Delay Charge Current	V <sub>DELAY</sub> = 2.0 V	5.0	10	15	μA
RESET Threshold	$V_{OUT}$ Increasing, $V_{RT(ON)}$ $V_{OUT}$ Decreasing, $V_{RT(OFF)}$	4.05 4.00	4.35 4.20	4.50 4.45	V V
RESET Hysteresis	$V_{RH} = V_{RT(ON)} - V_{RT(OFF)}$	50	150	250	mV
Delay Threshold	Charge, V <sub>DC(HI)</sub> Discharge, V <sub>DC(LO)</sub>		3.50 3.10	3.75 3.35	V V
Delay Hysteresis	-	200	400	800	mV
RESET Output Voltage Low	1.0 V < $V_{OUT}$ < $V_{RT(L)}$ , 3.0 k $\Omega$ to $V_{OUT}$	_	0.1	0.4	V
RESET Output Leakage	V <sub>OUT</sub> > V <sub>RT(H)</sub> Current	_	0	10	μA
Delay Capacitor Discharge Voltage	Discharge Latched "ON", V <sub>OUT</sub> > V <sub>RT</sub>	_	0.2	0.5	V
Delay Time	C <sub>DELAY</sub> = 0.1 μF, Note 4	16	32	48	ms

To observe safe operating junction temperatures, low duty cycle pulse testing is used in tests where applicable.
Assuming ideal capacitor.

 $\label{eq:DelayTime} \text{DelayTime} = \frac{\text{C}_{\text{Delay}} \times \text{V}_{\text{Delay}} \text{Threshold Charge}}{\text{I}_{\text{Charge}}} = \text{C}_{\text{Delay}} \times 3$ 

PACKAGE	LEAD	DESCRIPTION

PACKAG	E LEAD #			
SO–16L	TO–220 5 LEAD	LEAD SYMBOL	FUNCTION	
1	1	V <sub>IN</sub>	Unregulated supply voltage to IC.	
16	5	V <sub>OUT</sub>	Regulated 5.0 V output.	
4, 5, 11, 12, 13	3	GND	Ground Connection.	
8	4	Delay	Timing capacitor for RESET function.	
6	2	RESET	CMOS/TTL compatible output lead. $\overline{\text{RESET}}$ goes low whenever $V_{\text{OUT}}$ drops below 6.0% of it's regulated value.	
14	N/A	V <sub>OUT(SENSE)</sub>	Remote sensing of output voltage.	

# **TYPICAL PERFORMANCE CHARACTERISTICS**





5.5

5.0

4.5

 $R_{LQAD} = 25 \Omega$ 



Figure 3. Quiescent Current vs. Input Voltage Over Load Resistance











## **TYPICAL PERFORMANCE CHARACTERISTICS**

Figure 10. Ripple Rejection







The CS8129  $\overline{\text{RESET}}$  function has hysteresis on both the reset and delay comparators, a latching Delay capacitor discharge circuit, and operates down to 1.0 V.

The  $\overline{\text{RESET}}$  circuit output is an open collector type with ON and OFF parameters as specified. The  $\overline{\text{RESET}}$  output NPN transistor is controlled by the two circuits described (see Block Diagram on page 605).

#### Low Voltage Inhibit Circuit

This circuit monitors output voltage, and when output voltage is below the specified minimum causes the  $\overline{\text{RESET}}$  output transistor to be in the ON (saturation) state. When the output voltage is above the specified level, this circuit permits the  $\overline{\text{RESET}}$  output transistor to go into the OFF state if allowed by the  $\overline{\text{RESET}}$  Delay circuit.

#### **Reset Delay Circuit**

This circuit provides a programmable (by external capacitor) delay on the RESET output lead. The Delay lead provides source current to the external delay capacitor only when the "Low Voltage Inhibit" circuit indicates that output voltage is above  $V_{RT(ON)}$ . Otherwise, the Delay lead sinks current to ground (used to discharge the delay capacitor). The discharge current is latched ON when the output voltage is below  $V_{RT(OFF)}$ . The Delay capacitor is fully discharged anytime the output voltage falls out of regulation, even for a short period of time. This feature ensures that a controlled RESET pulse is generated following detection of an error

condition. The circuit allows the  $\overline{\text{RESET}}$  output transistor to go to the OFF (open) state only when the voltage on the Delay lead is higher than  $V_{DC(HI)}$ .



 $C_{IN}$  is required if regulator is far from the power source filter.  $C_{OUT}$  is required for stability.

#### Figure 13. Test & Application Circuit

The Delay time for the RESET function is calculated from the formula:

Delay time = 
$$C_{Delay(\mu F)} \times 3.2 \times 10^5$$

If  $C_{Delay} = 0.1 \,\mu\text{F}$ , Delay time (ms) = 32 ms  $\pm 50\%$ : i.e. 16 ms to 48 ms. The tolerance of the capacitor must be taken into account to calculate the total variation in the delay time.

#### APPLICATION NOTES

#### STABILITY CONSIDERATIONS

The output or compensation capacitor helps determine three main characteristics of a linear regulator: start–up delay, load transient response and loop stability.

The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures ( $-25^{\circ}$ C to  $-40^{\circ}$ C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturers data sheet usually provides this information.

The value for the output capacitor  $C_{OUT}$  shown in Figure 13 should work for most applications, however it is not necessarily the optimized solution.

To determine an acceptable value for  $C_{OUT}$  for a particular application, start with a tantalum capacitor of the recommended value and work towards a less expensive alternative part.

**Step 1:** Place the completed circuit with a tantalum capacitor of the recommended value in an environmental chamber at the lowest specified operating temperature and monitor the outputs with an oscilloscope. A decade box connected in series with the capacitor will simulate the higher ESR of an aluminum capacitor. Leave the decade box outside the chamber, the small resistance added by the longer leads is negligible.

**Step 2:** With the input voltage at its maximum value, increase the load current slowly from zero to full load while observing the output for any oscillations. If no oscillations are observed, the capacitor is large enough to ensure a stable design under steady state conditions.

**Step 3:** Increase the ESR of the capacitor from zero using the decade box and vary the load current until oscillations appear. Record the values of load current and ESR that cause the greatest oscillation. This represents the worst case load conditions for the regulator at low temperature.

**Step 4:** Maintain the worst case load conditions set in step 3 and vary the input voltage until the oscillations increase. This point represents the worst case input voltage conditions.

**Step 5:** If the capacitor is adequate, repeat steps 3 and 4 with the next smaller valued capacitor. A smaller capacitor will usually cost less and occupy less board space. If the output oscillates within the range of expected operating conditions, repeat steps 3 and 4 with the next larger standard capacitor value.

**Step 6:** Test the load transient response by switching in various loads at several frequencies to simulate its real working environment. Vary the ESR to reduce ringing.

**Step 7:** Raise the temperature to the highest specified operating temperature. Vary the load current as instructed in step 5 to test for any oscillations.

Once the minimum capacitor value with the maximum ESR is found, a safety factor should be added to allow for the tolerance of the capacitor and any variations in regulator performance. Most good quality aluminum electrolytic capacitors have a tolerance of  $\pm$  20% so the minimum value found should be increased by at least 50% to allow for this tolerance plus the variation which will occur at low temperatures. The ESR of the capacitor should be less than 50% of the maximum allowable ESR found in step 3 above.

#### CALCULATING POWER DISSIPATION IN A SINGLE OUTPUT LINEAR REGULATOR

The maximum power dissipation for a single output regulator (Figure 14) is:

$$PD(max) = \{VIN(max) - VOUT(min)\} OUT(max) + VIN(max) Q$$
(1)

where:

 $V_{IN(max)}$  is the maximum input voltage.

V<sub>OUT(min)</sub> is the minimum output voltage.

- $I_{OUT(max)}$  is the maximum output current for the application, and
- $I_Q$  is the quiescent current the regulator consumes at  $I_{OUT(max)}$ .

Once the value of  $P_{D(max)}$  is known, the maximum permissible value of  $R_{\Theta JA}$  can be calculated:

$$R_{\Theta JA} = \frac{150^{\circ}C - T_{A}}{P_{D}}$$
(2)

The value of  $R_{\Theta JA}$  can then be compared with those in the package section of the data sheet. Those packages with  $R_{\Theta JA}$ 's less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.



Figure 14. Single Output Regulator With Key Performance Parameters Labeled

### **HEAT SINKS**

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of  $R_{\Theta IA}$ .

$$R_{\Theta JA} = R_{\Theta JC} + R_{\Theta CS} + R_{\Theta SA}$$
(3)

where:

 $R_{\Theta JC}$  = the junction-to-case thermal resistance.

 $R_{\Theta CS}$  = the case-to-heatsink thermal resistance, and

 $R_{\Theta SA}$  = the heatsink-to-ambient thermal resistance.

 $R_{\Theta JC}$  appears in the package section of the data sheet. Like  $R_{\Theta JA}$ , it too is a function of package type.  $R_{\Theta CS}$  and  $R_{\Theta SA}$  are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.

# MARKING DIAGRAMS



#### PACKAGE THERMAL DATA

Parameter		TO–220 FIVE LEAD	SO-16L	Unit
$R_{\Theta JC}$	Typical	2.1	23	°C/W
R <sub>OJA</sub>	Typical	50	105	°C/W