# 5.0 V, 100 mA Low Dropout Linear Regulator with Watchdog, RESET, and Wake Up

The CS8151 is a precision 5.0 V, 100 mA micro-power voltage regulator with very low quiescent current (400  $\mu$ A typical at 200  $\mu$ A load). The 5.0 V output is accurate within ±2% and supplies 100 mA of load current with a typical dropout voltage of 400 mV. Microprocessor control logic includes Watchdog, Wake Up and RESET. This unique combination of low quiescent current and full microprocessor control makes the CS8151 ideal for use in battery operated, microprocessor controlled equipment.

The CS8151 Wake Up function brings the microprocessor out of Sleep mode. The microprocessor in turn, signals its Wake Up status back to the CS8151 by issuing a Watchdog signal.

The Watchdog logic function monitors an input signal (WDI) from the microprocessor. The CS8151 responds to the falling edge of the Watchdog signal which it expects at least once during each wake–up period. When the correct Watchdog signal is received, a falling edge is issued on the wake–up signal line.

RESET is independent of  $V_{IN}$  and operates correctly to an output voltage as low as 1.0 V. A RESET signal is issued in any of three situations. During power up the RESET is held low until the output voltage is in regulation. During operation if the output voltage shifts below the regulation limits, the RESET toggles low and remains low until proper output voltage regulation is restored. And finally, a RESET signal is issued if the regulator does not receive a Watchdog signal within the Wake Up period.

The  $\overline{\text{RESET}}$  pulse width. Wake Up signal frequency, and Wake Up delay time are all set by one external capacitor  $C_{\text{Delay}}$ .

The regulator is protected against short circuit, over voltage, and thermal runaway conditions. The device can withstand 74 volt peak transients, making it suitable for use in automotive environments.

#### Features

- 5.0 V  $\pm$  2%/100 mA Output Voltage
- Micropower Compatible Control Functions
  - Wake Up
  - Watchdog
  - RESET
- Low Dropout Voltage: 400 mV @ 100 mA
- Low Sleep Mode Quiescent Current (400 µA Typ)
- Protection Features
  - Thermal Shutdown
  - Short Circuit
  - 74 V Peak Transient Capability
  - Reverse Transient (-50 V)
- Internally Fused Leads in DIP–16 and SO–16L Packages



#### ORDERING INFORMATION

Device	Package	Shipping					
CS8151YT7	TO–220* STRAIGHT	50 Units/Rail					
CS8151YTVA7	TO-220* VERTICAL	50 Units/Rail					
CS8151YDPS7	D <sup>2</sup> PAK*	50 Units/Rail					
CS8151YDPSR7	D <sup>2</sup> PAK⁺	750 Tape & Reel					
CS8151YNF16	DIP-16	25 Units/Rail					
CS8151YDWF16	SO-16L	46 Units/Rail					
CS8151YDWFR16	SO-16L	1000 Tape & Reel					
*7 Lead/Pin							

\*7 Lead/Pin.

#### **DEVICE MARKING INFORMATION**

See general marking information in the device marking section on page 402 of this data sheet.

#### **PIN CONNECTIONS**





Figure 1. Block Diagram

http://onsemi.com 395

#### MAXIMUM RATINGS\*

Rating	Value	Unit		
Power Dissipation	Power Dissipation			
Output Current (V <sub>OUT</sub> , RESET, Wake Up)	Internally Limited	-		
Reverse Battery	–15	V		
Peak Transient Voltage (60 V Load Dump @ V <sub>IN</sub> = 14 V	)	+74	V	
Maximum Negative Transient (t < 2.0 ms)	-50	V		
ESD Susceptibility (Human Body Model)	2.0	kV		
ESD Susceptibility (Machine Model)		200	V	
Logic Inputs/Outputs		–0.3 to +6.0	V	
Storage Temperature Range		–55 to +150	°C	
Lead Temperature Soldering	Wave Solder (through hole styles only) Note 1 Reflow (SMD styles only) Note 2	260 peak 230 peak	°C °C	

1. 10 seconds max.

Delay Time

2. 60 seconds max above  $183^\circ\text{C}$ 

\*The maximum package power dissipation must be observed.

# $\begin{array}{l} \textbf{ELECTRICAL CHARACTERISTICS} \quad (-40^{\circ}C \leq T_A \leq 125^{\circ}C, -40^{\circ}C \leq T_J \leq 150^{\circ}C, \ 6.0 \ V \leq V_{IN} \leq 26 \ V, \\ 100 \ \mu A \leq I_{OUT} \leq 100 \ m A, \ C_2 = 47 \ \mu F \ (\text{ESR} < 8.0 \ \Omega), \ C_{Delay} = 0.1 \ \mu F; \ \text{unless otherwise specified.} \end{array}$

Characteristic	Test Conditions	Min	Тур	Max	Unit
Output Section				•	
Output Voltage, V <sub>OUT</sub>	9.0 V < V <sub>IN</sub> < 16 V 6.0 V < V <sub>IN</sub> < 26 V, 0 < I <sub>OUT</sub> < 100 mA	4.90 4.85	5.0 5.0	5.10 5.15	V V
Dropout Voltage (V <sub>IN</sub> – V <sub>OUT</sub> )	I <sub>OUT</sub> = 100 mA I <sub>OUT</sub> = 100 μA		400 100	600 150	mV mV
Load Regulation	V <sub>IN</sub> = 14 V, 100 μA < I <sub>OUT</sub> < 100 mA	-	10	50	mV
Line Regulation	I <sub>OUT</sub> = 1.0 mA, 6.0 V < V <sub>IN</sub> < 26 V	-	10	50	mV
Ripple Rejection	7.0 V < V <sub>IN</sub> < 17 V @ f = 120 Hz, I <sub>OUT</sub> = 100 mA	60	75	-	dB
Current Limit	V <sub>OUT</sub> = 4.5 V	100	250	-	mA
Thermal Shutdown	_	150	180	210	°C
Overvoltage Shutdown	V <sub>OUT</sub> < 1.0 V	50	56	62	V
Quiescent Current	I <sub>OUT</sub> = 200 μA (Sleep) I <sub>OUT</sub> = 50 mA I <sub>OUT</sub> = 100 mA (Wake Up)		0.4 4.0 12	0.75 - 20	mA mA mA
Reverse Current	V <sub>OUT</sub> = 5.0 V, V <sub>IN</sub> = 0 V	-	1.0	1.5	mA
RESET					
Threshold High (RTH)	RTH V <sub>OUT</sub> Increasing	V <sub>OUT</sub> – 0.3	-	V <sub>OUT</sub> – 0.04	V
Threshold Low (RTL)	RTL V <sub>OUT</sub> Decreasing	4.5	4.7	4.91	V
Hysteresis	RTH – RTL	150	200	250	mV
Output Low	1.0 V < V <sub>OUT</sub> RTL, I <sub>OUT</sub> = 25 μA	-	0.2	0.8	V
Output High	I <sub>OUT</sub> = 25 μA, V <sub>OUT</sub> > RTH	3.8	4.2	5.1	V
Current Limit	urrent Limit $\frac{\text{RESET} = 0 \text{ V, } V_{\text{OUT}} > V_{\text{RTH}} \text{ (Sourcing)}}{\text{RESET} = 5.0 \text{ V, } V_{\text{OUT}} > 1.0 \text{ V (Sinking)}}$		0.5 12	1.30 80	mA mA

3.0

5.0

7.0

ms

POR Mode

ELECTRICAL CHARACTERISTICS (continued) (-40°C $\leq$ T <sub>A</sub> $\leq$ 125°C, -40°C $\leq$ T <sub>J</sub> $\leq$ 150°C, 6.0 V $\leq$ V <sub>IN</sub> $\leq$ 26 V,	
100 μA ≤ $I_{OUT}$ ≤ 100 mA, C <sub>2</sub> = 47 μF (ESR < 8.0 Ω), C <sub>Delav</sub> = 0.1 μF; unless otherwise specified.)	

Characteristic	Test Conditions	Min	Тур	Max	Unit
Watchdog Input		•			
Threshold High	-	-	1.4	2.0	V
Threshold Low	-	0.8	1.3	-	V
Hysteresis	-	- 25 100			
Input Current	0 < WDI < 6.0 V	-10	0	+10	μΑ
Pulse Width	Width 50% WDI Falling Edge to 50% WDI Rising Edge and 50% WDI Rising Edge to 50% WDI Falling Edge (see Figures 2, 3, and 4)			-	μs
Wake Up Output					
Wake Up Period	See Figure 2.	30	40	50	ms
Wake Up Duty Cycle Nominal	See Figure 4.	40	50	60	%
RESET High to Wake Up Rising Delay Time	50% RESET Rising Edge to 50% Wake Up Edge (see Figures 2, 3, and 4)	15	20	25	ms
Wake Up Response to Watchdog Input	50% WDI Falling Edge to 50% Wake Up Falling Edge	-	2.0	10	μs
Wake Up Perpanse to PESET	50% PESET Falling Edge to		2.0	10	

Wake Up Period	See Figure 2.	30	40	50	ms
Wake op Fellou			40		
Wake Up Duty Cycle Nominal	See Figure 4.	40	50	60	%
RESET High to Wake Up Rising Delay Time	50% RESET Rising Edge to 50% Wake Up Edge (see Figures 2, 3, and 4)	15	20	25	ms
Wake Up Response to Watchdog Input	50% WDI Falling Edge to 50% Wake Up Falling Edge	-	2.0	10	μs
Wake Up Response to RESET	50% RESET Falling Edge to 50% Wake Up Falling Edge, $V_{OUT}$ = 5.0 V $\rightarrow$ 4.5 V	-	2.0	10	μs
Output Low	I <sub>OUT</sub> = 25 μA (Sinking)	-	0.2	0.8	V
Output High	I <sub>OUT</sub> = 25 μA (Sourcing)	3.8	4.2	5.1	V
Current Limit Wake Up = 5.0 V Wake Up = 0 V		0.025 0.5	1.0	7.0 3.5	mA mA

### PACKAGE PIN DESCRIPTION

	PACKAGE PIN #					
TO-220 & D <sup>2</sup> PAK	DIP-16	SO-16L	PIN SYMBOL	FUNCTION		
1	8	8	V <sub>OUT</sub>	Regulated output voltage 5.0 V $\pm$ 2%.		
2	9	9	V <sub>IN</sub>	Supply voltage to the IC.		
3	11	11	WDI	CMOS/TTL compatible input lead. The Watchdog func- tion monitors the falling edge of the incoming signal.		
4	4, 5, 12, 13	4, 5, 6, 12, 13*	GND	Ground connection.		
5	14	14	Wake Up	CMOS/TTL compatible output consisting of a continu ously generated signal used to Wake Up the micropr cessor from sleep mode.		
6	15	15	RESET	CMOS/TTL compatible output lead $\overline{\text{RESET}}$ goes low whenever $V_{OUT}$ drops by more than 6.0% from nominal, or during the absence of a correct watchdog signal.		
7	16	16	Delay	Input lead from timing capacitor for RESET and Wake Up signal.		
-	7	7	Sense	Kelvin connection which allows remote sensing of the output voltage for improved regulation. If remote sensing is not required, connect to $V_{\rm OUT}.$		

\*Pin 6 GND is not directly shorted to the fused paddle GND. The fused paddle GND (pins 4, 5, 12, 13) is connected through the substrate. Pin 6 must be electrically connected to at least one of the fused paddle GND's on the PC board.



#### **TIMING DIAGRAMS**











#### **DEFINITION OF TERMS**

**Dropout Voltage:** The input–output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100mV from the nominal value obtained at 14V input, dropout voltage is dependent upon load current and junction temperature.

Input Voltage: The DC voltage applied to the input terminals with respect to ground.

Line Regulation: The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse

#### **CIRCUIT DESCRIPTION**

#### **Functional Description**

To reduce the drain on the battery a system can go into a low current consumption mode when ever its not performing a main routine. The Wake Up signal is generated continuously and is used to interrupt a microcontroller that is in sleep mode. The nominal output is a 5.0 volt square wave with a duty cycle of 50% at a frequency that is determined by a timing capacitor, C<sub>Delay</sub>.

When the microprocessor receives a rising edge from the Wake Up output, it must issue a watchdog pulse and check its inputs to decide if it should resume normal operations or remain in the sleep mode.



Figure 5. Wake Up Response to WDI



Figure 6. Wake Up Response to RESET (Low Voltage)

techniques such that the average chip temperature is not significantly affected.

Load Regulation: The change in output voltage for a change in load current at constant chip temperature.

Quiescent Current: The part of the positive input current that does not contribute to the positive load current. The regulator ground lead current.

**Ripple Rejection:** The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage.

Current Limit: Peak current that can be delivered to the output.

The first falling edge of the watchdog signal causes the Wake Up to go low within 2.0  $\mu$ s (typ) and remain low until the next Wake Up cycle (see Figure 5). Other watchdog pulses received within the same cycle are ignored (Figures 2, 3, and 4).

During power up, RESET is held low until the output voltage is in regulation. During operation, if the output voltage shifts below the regulation limits, the **RESET** toggles low and remains low until proper output voltage regulation is restored. After the RESET delay, RESET returns high.

The Watchdog circuitry continuously monitors the input watchdog signal (WDI) from the microprocessor. The absence of a falling edge on the Watchdog input during one Wake Up cycle will cause a RESET pulse to occur at the end of the Wake Up cycle (see Figure 3).

The Wake Up output is pulled low during a RESET regardless of the cause of the  $\overline{\text{RESET}}$ . After the  $\overline{\text{RESET}}$ returns high, the Wake Up cycle begins again (see Figure 3).

The **RESET** pulse width. Wake Up signal frequency and RESET high to Wake Up delay time are all set by one external capacitor C<sub>Delay</sub>.

Wake Up Period =  $(4 \times 10^5)C_{Delay}$ 

**RESET** Delay Time =  $(5 \times 10^4)C_{\text{Delay}}$ 

**RESET** High to Wake Up Delay Time =  $(2 \times 10^5)C_{Delay}$ 

Capacitor temperature coefficient and tolerance as well as the tolerance of the CS8151 must be taken into account in order to get the correct system tolerance for each parameter.

#### **APPLICATION NOTES**

#### **Output Stage Protection**

The output stage is protected against overvoltage, short circuit and thermal runaway conditions (see Figure 7).

If the input voltage rises above the overvoltage shutdown threshold (e.g. load dump), the output shuts down. This response protects the internal circuitry and enables the IC to survive unexpected voltage transients.

Should the junction temperature of the power device exceed 180°C (typ) the power transistor is turned off. Thermal shutdown is an effective means to prevent die overheating since the power transistor is the principle heat source in the IC.



Figure 7. Typical Circuit Waveforms for Output Stage Protection

#### **Stability Considerations**

The output or compensation capacitor C2 (see Figure 8) helps determine three main characteristics of a linear regulator: start–up delay, load transient response and loop stability.



\*C1 required if regulator is located far from the power supply filter.

\*\*C2 required for stability.

#### Figure 8. Test and Application Circuit Showing Output Compensation

The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures ( $-25^{\circ}$ C to  $-40^{\circ}$ C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturers data sheet usually provide this information.

The value for the output capacitor C2 shown in the test and applications circuit should work for most applications, however it is not necessarily the optimized solution.

To determine an acceptable value for C2 for a particular application, start with a tantalum capacitor of the recommended value and work towards a less expensive alternative part.

**Step 1:** Place the completed circuit with a tantalum capacitor of the recommended value in an environmental chamber at the lowest specified operating temperature and monitor the outputs with an oscilloscope. A decade box connected in series with the capacitor will simulate the higher ESR of an aluminum capacitor. Leave the decade box outside the chamber, the small resistance added by the longer leads is negligible.

**Step 2:** With the input voltage at its maximum value, increase the load current slowly from zero to full load while observing the output for any oscillations. If no oscillations are observed, the capacitor is large enough to ensure a stable design under steady state conditions.

**Step 3:** Increase the ESR of the capacitor from zero using the decade box and vary the load current until oscillations appear. Record the values of load current and ESR that cause the greatest oscillation. This represents the worst case load conditions for the regulator at low temperature.

**Step 4:** Maintain the worst case load conditions set in step 3 and vary the input voltage until the oscillations increase. This point represents the worst case input voltage conditions.

**Step 5:** If the capacitor is adequate, repeat steps 3 and 4 with the next smaller valued capacitor. A smaller capacitor will usually cost less and occupy less board space. If the output oscillates within the range of expected operating conditions, repeat steps 3 and 4 with the next larger standard capacitor value.

**Step 6:** Test the load transient response by switching in various loads at several frequencies to simulate its real working environment. Vary the ESR to reduce ringing.

**Step 7:** Raise the temperature to the highest specified operating temperature. Vary the load current as instructed in step 5 to test for any oscillations.

Once the minimum capacitor value with the maximum ESR is found, a safety factor should be added to allow for the tolerance of the capacitor and any variations in regulator performance. Most good quality aluminum electrolytic capacitors have a tolerance of  $\pm 20\%$  so the minimum value found should be increased by at least 50% to allow for this tolerance plus the variation which will occur at low

temperatures. The ESR of the capacitor should be less than 50% of the maximum allowable ESR found in step 3 above.

#### Calculating Power Dissipation In a Single Output Linear Regulator

The maximum power dissipation for a single output regulator (Figure 9) is:

$$PD(max) = (VIN(max) - VOUT(min))^{I}OUT(max)$$
(1)  
+ VIN(max)^{I}Q

where:

V<sub>IN(max)</sub> is the maximum input voltage,

V<sub>OUT(min)</sub> is the minimum output voltage.

- $I_{OUT(max)}$  is the maximum output current for the application, and
- $I_Q$  is the quiescent current the regulator consumes at  $I_{OUT(max)}.$

Once the value of  $P_{D(max)}$  is known, the maximum permissible value of  $R_{\Theta JA}$  can be calculated:

$$R_{\Theta JA} = \frac{150^{\circ}C - T_{A}}{P_{D}}$$
<sup>(2)</sup>

The value of  $R_{\Theta JA}$  can then be compared with those in the package section of the data sheet. Those packages with  $R_{\Theta JA}$ 's less than the calculated value in equation 2 will keep the die temperature below 150°C.



Figure 9. Single Output Regulator with Key Performance Parameters Labeled

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

#### **Heat Sinks**

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of  $R_{\Theta,IA}$ :

$$R_{\Theta JA} = R_{\Theta JC} + R_{\Theta CS} + R_{\Theta SA}$$
<sup>(3)</sup>

where:

 $R_{\Theta JC}$  = the junction–to–case thermal resistance.

 $R_{\Theta CS}$  = the case-to-heatsink thermal resistance, and

 $R_{\Theta SA}$  = the heatsink-to-ambient thermal resistance.

 $R_{\Theta JC}$  appears in the package section of the data sheet. Like  $R_{\Theta JA}$ , it too is a function of package type.  $R_{\Theta CS}$  and  $R_{\Theta SA}$  are functions of the package type, heatsink and the interface between them. These values appear in heatsink data sheets of heatsink manufacturers.



Figure 10. Application Diagram

#### MARKING DIAGRAMS



- VVL, L = VVafer L YY, Y = Year
- WW, W = Work Week

#### PACKAGE THERMAL DATA

Paramet	er	TO–220 7 LEAD	D <sup>2</sup> PAK 7–Pin	DIP-16	SO-16L	Unit
R <sub>OJC</sub>	Typical	1.8	1.8	15	18	°C/W
$R_{\Theta JA}$	Typical	50	10–50*	50	75	°C/W

\*Depending on thermal properties of substrate. R<sub> $\Theta$ JA</sub> = R<sub> $\Theta$ JC</sub> + R<sub> $\Theta$ CA</sub>.