CS8361

5.0 V Dual Micropower Low Dropout Regulator with $\overline{\text{ENABLE}}$ and $\overline{\text{RESET}}$

The CS8361 is a precision micropower dual voltage regulator with $\overline{\text{ENABLE}}$ and $\overline{\text{RESET}}$.

The 5.0 V standby output is accurate within ±2% while supplying loads of 100mA and has a typical dropout voltage of 400 mV. Quiescent current is low, typically 140 µA with a 300 µA load. The active $\overline{\text{RESET}}$ output monitors the 5.0 V standby output and is low during power–up and regulator dropout conditions. The $\overline{\text{RESET}}$ circuit includes hysteresis and is guaranteed to operate correctly with 1.0 V on the standby output.

The second output tracks the 5.0 V standby output through an external adjust lead, and can supply loads of 250 mA with a typical dropout voltage of 400 mV. The logic level $\overline{\text{ENABLE}}$ lead is used to control this tracking regulator output.

Both outputs are protected against overvoltage, short circuit, reverse battery and overtemperature conditions. The robustness and low quiescent current of the CS8361 makes it not only well suited for automotive microprocessor applications, but for any battery powered microprocessor applications.

Features
- 2 Regulated Outputs
  - Standby Output 5.0 V ± 2%; 100 mA
  - Tracking Output 5.0 V; 250 mA
- Low Dropout Voltage (0.4 V at Rated Current)
- RESET Option
- ENABLE Option
- Low Quiescent Current
- Protection Features
  - Independent Thermal Shutdown
  - Short Circuit
  - 60 V Load Dump
 - Reverse Battery
- Internally Fused Leads in SO–16L Package

ON Semiconductor™

http://onsemi.com

SO–16L
DW SUFFIX
CASE 751G

D²PAK
7–PIN
DPS SUFFIX
CASE 936H

PIN CONNECTIONS AND MARKING DIAGRAM

1 V$_{IN}$	16 V$_{STBY}$
NC	NC
V$_{TRK}$	NC
GND	GND
GND	GND
Adj	NC
NC	NC
$\overline{\text{ENABLE}}$	$\overline{\text{RESET}}$

CS8361
AWLYYWW

SO–16L

CS8361
AWLYWW

D²PAK

Pin 1. V$_{STBY}$
2. V$_{IN}$
3. V$_{TRK}$
4. GND
5. Adj
6. $\overline{\text{ENABLE}}$
7. $\overline{\text{RESET}}$

A	= Assembly Location
WL, L	= Wafer Lot
YY, Y	= Year
WW, W	= Work Week

ORDERING INFORMATION*

Device	Package	Shipping
CS8361YDPS7	D²PAK†	50 Units/Rail
CS8361YDPSR7	D²PAK†	750 Tape & Reel
CS8361YDWF16	SO–16L	46 Units/Rail
CS8361YDWFR16	SO–16L	1000 Tape & Reel

*Contact your local sales representative for other package options including PSOP–20, TO–220 Seven Lead, DIP–16, and SO–20L.
†7–Pin.

CS8361

Figure 1. Block Diagram. Consult Your Local Sales Representative for Positive ENABLE Option

ABSOLUTE MAXIMUM RATINGS*

Rating		Value	Unit
Supply Voltage, V_{IN}		−16 to 26	V
Positive Transient Input Voltage, tr > 1.0 ms		60	V
Negative Transient Invput Voltage, T < 100 ms, 1.0 % Duty Cycle		−50	V
Input Voltage Range ($\overline{ENABLE}$, $\overline{RESET}$)		−0.3 to 10	V
Tracking Regulator (V_{TRK}, Adj)		20	V
Junction Temperature		−40 to +150	°C
Storage Temperature Range		−55 to +150	°C
ESD Susceptibility (Human Body Model)		2.0	kV
Lead Temperature Soldering	Wave Solder (through hole styles only) Note 1 Reflow (SMD styles only) Note 2	260 peak 230 peak	°C °C

1. 10 seconds max.

2. 60 seconds max above 183°C

*The maximum package power dissipation must be observed.

CS8361

ELECTRICAL CHARACTERISTICS
(6.0 V ≤ V_{IN} ≤ 26 V, I_{OUT1} = I_{OUT2} = 100 μA, −40°C ≤ T_A ≤ +125°C, −40°C ≤ T_J ≤ +150°C; unless otherwise stated.)

Characteristic	Test Conditions	Min	Typ	Max	Unit
Tracking Output (V_{TRK})					
V_{TRK} Tracking Error ($V_{STBY} - V_{TRK}$)	6.0 V ≤ V_{IN} ≤ 26 V, 100 μA ≤ I_{TRK} ≤ 250 mA. Note 3	−25	–	+25	mV
Adjust Pin Current, I_{Adj}	Loop in Regulation	–	1.5	5.0	μA
Line Regulation	6.0 V ≤ V_{IN} ≤ 26 V. Note 3	–	5.0	50	mV
Load Regulation	100 μA ≤ I_{TRK} ≤ 250 mA. Note 3	–	5.0	50	mV
Dropout Voltage ($V_{IN} - V_{TRK}$)	I_{TRK} = 100 μA. I_{TRK} = 250 mA	– –	100 400	150 700	mV mV
Current Limit	V_{IN} = 12 V, V_{TRK} = 4.5 V	275	500	–	mA
Quiescent Current	V_{IN} = 12 V, I_{TRK} = 250 mA, No Load on V_{STBY}	–	25	50	mA
Reverse Current	V_{TRK} = 5.0 V, V_{IN} = 0 V	–	200	1500	μA
Ripple Rejection	f = 120 Hz, I_{TRK} = 250 mA, 7.0 V ≤ V_{IN} ≤ 17 V	60	70	–	dB
Standby Output (V_{STBY})					
Output Voltage, V_{STBY}	6.0 V ≤ V_{IN} ≤ 26 V, 100 μA ≤ I_{STBY} ≤ 100 mA.	4.9	5.0	5.1	V
Line Regulation	6.0 V ≤ V_{IN} ≤ 26 V.	–	5.0	50	mV
Load Regulation	100 μA ≤ I_{STBY} ≤ 100 mA.	–	5.0	50	mV
Dropout Voltage ($V_{IN} - V_{STBY}$)	I_{STBY} = 100 μA. I_{STBY} = 100 mA	– –	100 400	150 600	mV mV
Current Limit	V_{IN} = 12 V, V_{STBY} = 4.5 V	125	200	–	mA
Short Circuit Current	V_{IN} = 12 V, V_{STBY} = 0 V	10	100	–	mA
Quiescent Current	V_{IN} = 12 V, I_{STBY} = 100 mA, I_{TRK} = 0 mA V_{IN} = 12 V, I_{STBY} = 300 μA, I_{TRK} = 0 mA	– –	10 140	20 200	mA μA
Reverse Current	V_{STBY} = 5.0 V, V_{IN} = 0 V	–	100	200	μA
Ripple Rejection	f = 120 Hz, I_{STBY} = 100 mA, 7.0 V ≤ V_{IN} ≤ 17 V	60	70	–	dB
$\overline{RESET}$ $\overline{ENABLE}$ Functions					
$\overline{ENABLE}$ Input Threshold	–	0.8	1.2	2.0	V
$\overline{ENABLE}$ Input Bias Current	V_{ENABLE} = 0 V to 10 V	−10	0	10	μA
$\overline{RESET}$ Threshold High (V_{RH})	V_{STBY} Increasing	4.59	4.87	V_{STBY} − 0.02	V
$\overline{RESET}$ Hysteresis	–	60	120	180	mV
$\overline{RESET}$ Threshold Low (V_{RL})	V_{STBY} Decreasing	4.53	4.75	V_{STBY} − 0.08	V
$\overline{RESET}$ Leakage	–	–	–	25	μA
Output Voltage, Low (V_{RLO})	1.0 V ≤ V_{STBY} ≤ V_{RL}, R_{RST} = 10 kΩ	–	0.1	0.4	V
Output Voltage, Low (V_{RPEAK})	V_{STBY}, Power Up, Power Down	–	0.6	1.0	V
Protection Circuitry (Both Outputs)					
Independent Thermal Shutdown	V_{STBY} V_{TRK}	150 150	180 165	– –	°C °C
Overvoltage Shutdown	–	30	34	38	V

3. V_{TRK} connected to Adj lead. V_{TRK} can be set to higher values by using an external resistor divider.

CS8361

PACKAGE PIN DESCRIPTION

PACKAGE PIN #		PIN SYMBOL	FUNCTION
D²PAK, 7 Pin	SO–16L		
1	16	V_{STBY}	Standby output voltage delivering 100 mA.
2	1	V_{IN}	Input voltage.
3	3	V_{TRK}	Tracking output voltage controlled by $\overline{ENABLE}$ delivering 250 mA.
4	4, 5, 12, 13	GND	Reference ground connection.
5	6	Adj	Resistor divider from V_{TRK} to Adj. Sets the output voltage on V_{TRK}. If tied to V_{TRK}, V_{TRK} will track V_{STBY}.
6	8	$\overline{ENABLE}$	Provides on/off control of the tracking output, active LOW.
7	9	$\overline{RESET}$	CMOS compatible output lead that goes low whenever V_{STBY} falls out of regulation.
	2, 7, 10, 11, 14, 15	NC	No connection.

CIRCUIT DESCRIPTION

$\overline{ENABLE}$ Function

The $\overline{ENABLE}$ function switches the output transistor for V_{TRK} on and off. When the $\overline{ENABLE}$ lead voltage exceeds 1.4 V (typ), V_{TRK} turns off. This input has several hundred millivolts of hysteresis to prevent spurious output activity during power–up or power–down.

$\overline{RESET}$ Function

The $\overline{RESET}$ is an open collector NPN transistor, controlled by a low voltage detection circuit sensing the V_{STBY} (5.0 V) output voltage. This circuit guarantees the $\overline{RESET}$ output stays below 1.0 V (0.1 V typ) when V_{STBY} is as low as 1.0 V to ensure reliable operation of microprocessor– based systems.

V_{TRK} Output Voltage

This output uses the same type of output device as V_{STBY}, but is rated for 250 mA. The output is configured as a tracking regulator of the standby output. By using the standby output as a voltage reference, giving the user an external programming lead (Adj lead), output voltages from 5.0 V to 20 V are easily realized. The programming is done with a simple resistor divider (Figure 2), and following the formula:

$$V_{TRK} = V_{STBY} \times (1 + R1/R2) + I_{Adj} \times R1$$

If another 5.0 V output is needed, simply connect the Adj lead to the V_{TRK} output lead.

$V_{TRK} \sim V_{STBY}(1 + R1/R2)$
For $V_{TRK} \sim 8.0$ V, R1/R2 ~ 0.6
*C1 is required if regulator is located far from power supply filter.
**C2 and C3 are required for stability.

Figure 2. Test and Application Circuit, 5.0 V, 8.0 V Regulator

*C1 is required if regulator is located far from power supply filter.
**C2 and C3 are required for stability.

Figure 3. Test and Application Circuit, Dual 5.0 V Regulator

APPLICATION NOTES

External Capacitors

Output capacitors for the CS8361 are required for stability. Without them, the regulator outputs will oscillate. Actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) is also a factor in the IC stability. Worst–case is determined at the minimum ambient temperature and maximum load expected.

Output capacitors can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltages during brief conditions of negative input transients that might be characteristic of a particular system.

Capacitors must also be rated at all ambient temperatures expected in the system. To maintain regulator stability down to −40°C, capacitors rated at that temperature must be used.

More information on capacitor selection for SMART REGULATOR®s is available in the SMART REGULATOR application note, "Compensation for Linear Regulators," document number SR003AN/D, available through the Literature Distribution Center or via our website at http://www.onsemi.com.

Calculating Power Dissipation in a Dual Output Linear Regulator

The maximum power dissipation for a dual output regulator (Figure 4) is

$$P_{D(max)} = |V_{IN(max)} - V_{OUT1(min)}|I_{OUT1(max)} + \\ |V_{IN(max)} - V_{OUT2(min)}|I_{OUT2(max)} + V_{IN(max)}I_Q \quad (1)$$

where:

$V_{IN(max)}$ is the maximum input voltage,

$V_{OUT1(min)}$ is the minimum output voltage from V_{OUT1},

$V_{OUT2(min)}$ is the minimum output voltage from V_{OUT2},

$I_{OUT1(max)}$ is the maximum output current, for the application,

$I_{OUT2(max)}$ is the maximum output current, for the application, and

I_Q is the quiescent current the regulator consumes at both $I_{OUT1(max)}$ and $I_{OUT2(max)}$.

Once the value of $P_{D(max)}$ is known, the maximum permissible value of $R_{\Theta JA}$ can be calculated:

$$R_{\Theta JA} = \frac{150°C - T_A}{P_D} \quad (2)$$

The value of $R_{\Theta JA}$ can be compared with those in the package section of the data sheet. Those packages with $R_{\Theta JA}$'s less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.


Figure 4. Dual Output Regulator With Key Performance Parameters Labeled.

Heat Sinks

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\Theta JA}$:

$$R_{\Theta JA} = R_{\Theta JC} + R_{\Theta CS} + R_{\Theta SA} \qquad (3)$$

where:

$R_{\Theta JC}$ = the junction–to–case thermal resistance,

$R_{\Theta CS}$ = the case–to–heatsink thermal resistance, and
$R_{\Theta SA}$ = the heatsink–to–ambient thermal resistance.

$R_{\Theta JC}$ appears in the package section of the data sheet. Like $R_{\Theta JA}$, it too is a function of package type. $R_{\Theta CS}$ and $R_{\Theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.

PACKAGE THERMAL DATA

Parameter		SO–16L	D²PAK, 7–Pin	Unit
$R_{\Theta JC}$	Typical	18	3.5	°C/W
$R_{\Theta JA}$	Typical	75	10–50*	°C/W

*Depending on thermal properties of substrate. $R_{\Theta JA} = R_{\Theta JC} + R_{\Theta CA}$.