

# CXA1845Q

# I<sup>2</sup>C Bus-Compatible Audio/Video Switch

### Description

The CXA1845Q is a 7-input, 3-output audio/video switch featuring I<sup>2</sup>C bus compatibility for TVs.

### Features

- Serial control with I2C bus
- 7 inputs, 3 outputs
- Desired inputs can each be independently selected for 3 outputs
- Separate control of video and audio switches
- 6 dB amplifiers for both video and audio outputs
- Wideband video amplifier (20 MHz, -3 dB)
- Y/C mixer circuit
- Slave address can be changed (90H/92H)
- Audio muting from external pin
- High impedance maintained by I<sup>2</sup>C bus line (SDA, SCL) even when power is OFF.
- Wide audio dynamic range (3 Vrms typ.)

### Applications

Audio/video switch featuring I<sup>2</sup>C bus compatibility for TVs.

# 64 pin QFP (Plastic)

### Absolute Maximum Ratings (Ta=25 °C)

<ul> <li>Supply voltage</li> </ul>	Vcc	12	V								
<ul> <li>Operating temperature</li> </ul>	Topr	-20 to +75	°C								
<ul> <li>Storage temperature</li> </ul>	Tstg	-65 to +150	°C								
Allowable power dissipation											
	Pn	1000	m₩								

### **Operating Conditions**

Supply voltage	Vcc	9±0.5	V
----------------	-----	-------	---

### Structure

Bipolar silicon monolithic IC

### Pin Configuration (Top View)

	-383736353433
India (19)	YINZ AGND ROUT3 VOUT3 SDY (35)
53 VOUT1	SCL 31
(54) ROUT1	S5 (30)
(55) TRAP1	C5 (29)
56 YOUT1	RV5 (28)
(57) VGND	Y5 (27)
58 COUT1	LV5 (26)
(59) LV6	V5 (25)
60 V6	S4 (24)
(61) RV6	C4 (23)
62 LTV	RV4 (22)
63 TV	Y4 (21)
64) RTV	LV4 (20)
<ul> <li>V</li> <li>V</li></ul>	LV3 Y3 S3 S3 V4
-1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 -	14-15-16-17-18-19

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

### **Block Diagram**



Note) A total gain of 0 dB is achieved by connecting a 6 k $\Omega$  resistor to the each audio input.

# **Pin Description**

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
63 1 7 13 19 25 60	TV V1 V2 V3 V4 V5 V6	4.5 V	63 1 20k 150 13 150 13 150 13 150 10 150 10 10 10 10 10 10 10 10 10 1	Video signal inputs. Input composite video signals.
3 9 15 21 27 5 11 17 23 29	Y1 Y2 Y3 Y4 Y5 C1 C2 C3 C4 C5	4.5 V	3 9 17 15 23 21 ↓ 150 ↓ 150 ↓ 150 ↓ 150 ↓ 150 ↓ 150 ↓ 150 ↓ 177 151 150 ↓ 177 151 150 ↓ 177 177 151 177 177 177 177 177	Y/C separation signal inputs Y1 to Y5 pins : Input luminance signals. C1 to C5 pins : Input chrominance signals.
62 2 8 14 20 26 59 64 4 10 16 22 28 61	LTV LV1 LV2 LV3 LV4 LV5 LV6 RTV RV1 RV2 RV2 RV3 RV4 RV5 RV6	4.6 V	$ \begin{array}{c} 62\\ 4\\ 2\\ 10\\ 8\\ 16\\ 14\\ 22\\ 20\\ 28\\ 26\\ 61\\ 59\\ 64\\ 777\\ 777\\ 777\\ 777\\ 777\\ 777\\ 777\\$	Audio signals inputs.
53 42 35	VOUT1 VOUT2 VOUT3	4.5 V	53 42 35 777 777 777	Video signal outputs. Output composite video signals.

—3—

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
56 45 58 47	YOUT1 YOUT2 COUT1 COUT2	4.5 V	56 (45) (47) (47) (47) (47) (47) (47) (47) (47	Y/C signal outputs. YOUT1, YOUT2 pins : Output luminance signals. COUT1, COUT2 pins : Output chrominace signals.
49 38 51 40	YIN1 YIN2 CIN1 CIN2	4.5 V	49 38 51 40 777 777 40 40 777 777 777 7	YIN1, CIN1 pins : Input the Y/C separated signal of VOUT1 output. YIN2, CIN2 pins : Input the Y/C separated signal of VOUT2 output.
55 44	TRAP1 TRAP2	4.5 V	55 44 777 Vcc 55 44 777 777	Connect the subcarrier trap circuits.
52 41 34 54 43 36	LOUT1 LOUT2 LOUT3 ROUT1 ROUT2 ROUT3	4.6 V	$\begin{array}{c} 52 \\ 41 \\ 54 \\ 54 \\ 36 \end{array}$	Audio signal outputs. Zou⊤=50 Ω (Within DC ±2 mA)
50	BIAS	4.6 V	50 Vcc 50 Vcc 50 Vcc 50 Vcc 50 Vcc 150 150 20k 150 177 777	Internal reference bias (Vcc/2). A capacitor is connected between this pin and GND.

—4—

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
31	SCL		31 ← Vcc ↓ Vcc ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	I²C bus signal input. Vı∟=1.5 V (max.) Vıн=3.0 V (min.)
32	SDA		32 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	I <sup>2</sup> C bus signal input/output. VIL=1.5 V (max.) VIH=3.0 V (min.) VoL=0.4 V (max.)
33	ADR		Vcc           33         150         72k           W         W         28k ≤           777         777	Selects the slave address for the I <sup>2</sup> C bus. 90H at 1.5 V or less 92H at 2.5 V or more 90H when open
46	MUTE		46 Vcc 46 Vcc 46 Vcc 28k € 777 777 777	Audio output mute. Mute OFF at 1.5 V or less Mute ON at 2.5 V or more Mute OFF when open
6 12 18 24 30	S1 S2 S3 S4 S5		6 12 18 24 30 777 777	Video/S signal selection. S signal output at 0.8 V or less Video signal output at 1.4 V or more S signal output when open

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
48	GAIN		48         100         50k         5.2V           100         50k         50k           777         777         50k	Audio output gain control. 0 dB output at 2.0 V or less –6 dB output at 3.0 V or more 0 dB output when open

### **Electrical Characteristics**

(Ta=25 °C, Vcc=9 V)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Current consumption	Icc	Vcc=9 V, no signal, no load	48	60	78	mA

# (Video system)

Gain	GVv	f=100 kHz, 0.3 Vp-p input	(Fig. 1)	5.5	6.0	6.5	dB
Frequency response characteristics	FBWV1	0.3 Vp-p input, input frequency output amplitude is –3 dB with output serving as 0 dB		15	20	_	MHz
Frequency response characteristics (Y/C mix)	FBWV2	0.3 Vp-p input, input frequency output amplitude is –3 dB with output serving as 0 dB		10	15	_	MHz
Input dynamic range	Vdv	f=100 kHz, maximum with distortion<1.0 %	(Fig. 1)	2.0	_	_	Vp-р
Cross talk	Vctv	f=4.43 MHz, 1 Vp-p input	(Fig. 2)			-50	dB

### (Audio system)

Gain	GVA	f=1 kHz, 1 Vp-p input,		-1	0	1	dB
Call	UVA	$6 \text{ k}\Omega$ resistor inserted to input (F	-ig. 3)	1	U	·	ЧD
Frequency response		1 Vp-p input, input frequency where	•				
characteristics	FBWA	output amplitude is -3 dB with 100 k	kHz	50	—		kHz
Characteristics		output serving as 0 dB (F	ig. 3)				
Total harmonic distortion	THD	f=1 kHz, 2.2 Vp-p input, when 400 H	Ηz		0.03	0.05	%
		HPF +80 kHz LPF are inserted (F	ig. 3)	_	0.03	0.05	70
Input dynamic range	Vda	f=1 kHz, maximum with distortion<0.	).3 %.	2.8	3.0		Vrms
Input dynamic range	VUA	(F	ig. 3)	2.0	3.0	_	VIIIS
Cross talk	VctA	f=1 kHz, 1 Vp-p input (F	-ig. 4)	—	-90	-80	dB
Ripple rejection ratio		f=100 Hz, 0.3 Vp-p applied to Vcc			-50	-40	dB
Ripple rejection ratio		(F	ig. 5)	_	-50	-40	uВ
Output DC offset	Voff	Offset voltage between input and ou	utput	-30		30	mV
Output DC onset	VOFF	(F	ig. 6)	-30	_	30	IIIV
Residual noise	VNA	fcL=300 Hz, fcн=19 kHz,		0		6.0	mV
Residual Holse	VINA	40 dB amplifier connected (F	ig. 7)	0	_	0.0	1110
S/N ratio	S/N	f=1 kHz, 1 Vrms input (F	-ig. 3)	90	100	_	dB

### (Logic system)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
High level input voltage	Vін		3.0	_	5.0	V
Low level input voltage	VIL		0	_	1.5	V
Low level output voltage	Vol	With SDA 3 mA current supplied	0	—	0.4	V
High level input current	Ін	VIH=4.5 V	0	—	10	μA
Low level input current	lı∟	VIL=0.4 V	0	—	10	μA
Maximum clock frequency	fsc∟		0	—	100	kHz
Minimum waiting time for	<b>t</b> BUF		4.0			110
data change	IBUF		4.0			μs
Minimum waiting time for	thd:sta		4.0			110
data transfer start			4.0			μs
Low level clock pulse width	t∟ow		4.7	_	_	μs
High level clock pulse width	tніgн		4.0	—	—	μs
Minimum waiting time for	tsu:sta		4.7			
start preparation	150,514		4.7			μs
Minimum data hold time	thd;dat		120	—	—	ns
Minimum data preparation time	tsu;dat		650	—	—	ns
Rise time	tR			—	1	μs
Fall time	tF			_	300	ns
Minimum waiting time for	tsu;sto		4.7			
stop preparation	150;510		4.7			μs

### **Electrical Characteristics Measurement Circuit**



Signal is input from one of the following pins : 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 60, 63 Output signal is measured from one of the following pins : 35, 42, 45, 47, 53, 56, 58

### Fig. 1 Video system (gain, frequency response characteristics, input dynamic range)



Signal is input from one of the following pins : 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 60, 63 Output signal from pins other than outputs selected with the switch is measured.





Signal is input from one of the following pins : 2, 4, 8, 10, 14, 16, 20, 22, 26, 28, 59, 61, 62, 64 Output signal is measured from one of the following pins : 34, 36, 41, 43, 52, 54 When 9V is applied to Pin 48, the signals from Pins 52 and 54 can be measured for output gain of –6dB.

Fig. 3 Audio system

(gain, frequency response characteristics, total harmonic distortion input dynamic range)



Signal is input from one of the following pins : 2, 4, 8, 10, 14, 16, 20, 22, 26, 28, 59, 61, 62, 64 Output signal from pins other than outputs selected with the switch is measured.





Fig. 5 Audio system (ripple rejection)



Fig. 6 Audio system (output DC offset)

—11—



Fig. 7 Audio system (residual noise)

### I<sup>2</sup>C Bus Control Signal



### **Description of Operation**

The CXA1845Q is a TV I<sup>2</sup>C bus-compatible AV switch IC. The video system and the stereo audio system both have 7 inputs and 3 outputs each. Each video output is provided with a built-in 6 dB amplifier. Desired inputs can be independently assigned to all outputs (in the audio system, the left and right channels are processed as one unit) by I<sup>2</sup>C bus control.

### I<sup>2</sup>C Bus Registers

### 1. I<sup>2</sup>C Bus

The I<sup>2</sup>C bus (Inter-IC bus) is an inter-IC bus system developed by Philips.

Two lines (SDA-serial data, SCL-serial clock) provide control over start, stop, data transfer, synchronization, and collision avoidance. The IC outputs are either open collector or open drain, forming a bus line in the wired OR format.



Data is transmitted by MSB-first. One data unit consists of 8 bits, to which the acknowledge signal, which indicates that the data has been accepted by the slave, is attached at the end. Normally, the slave\*1 IC receives data at the rising edge of SCL and the master\*2 IC changes data at the falling edge of SCL.

- \*1 Slave : An IC that is placed under the control of the master. In a normal system, all devices excluding the central microcomputer are slaves.
- \*2 Master : A central microcomputer or other controlling IC.

### 2. Control Registers

The CXA1845Q control is exercised by writing 3-byte data into the three 8-bit control registers which control the 3 outputs selector circuits.

	3	Slave address	Α	DATA1	Α	DATA2	Α	DATA3	Α	Р	
--	---	---------------	---	-------	---	-------	---	-------	---	---	--

- S: Start condition
- A: Acknowledge
- P: Stop condition

۷ 1 0 0 1 0 0 0 Х Å

R/W bit

This bit is set to 0 when the control register is to be written.

Parenthesized numbers indicate the number of bits.

Value set by the address pin

DATA1 Provides video 1 output control

DATA2 Provides video 2 output control

DATA3 Provides video 3 output control

### • Control register structure (DATA1 to DATA3)

b7 b6 b5 b4 b3 b2 b1 b0

		AUDIO
(2)	(3)	(3)

Each register is set to 0 upon power ON.

Video switch control (VIDEO)

b5	b4	b3	Input signal selected
0	0	0	Mute
0	0	1	TV
0	1	0	V1 system
0	1	1	V2 system
1	0	0	V3 system
1	0	1	V4 system
1	1	0	V5 system
1	1	1	V6 system

V1 system; V1, Y1, C1
V2 system; V2, Y2, C2
V3 system; V3, Y3, C3
V4 system; V4, Y4, C4
V2 system; V5, Y5, C5
V6 system; V6

Audio switch control (AUDIO)

b2	b1	b0	Input signal selected
0	0	0	Mute
0	0	1	RTV/LTV
0	1	0	RV1/LV2
0	1	1	RV2/LV2
1	0	0	RV3/LV3
1	0	1	RV4/LV4
1	1	0	RV5/LV5
1	1	1	RV6/LV6

S input control (S CONT)

b7	b6	Output pin	
0	×	Selected by S1 to S5 pins	
1	0	Selects composite input.	Composite input : TV, V1 to V6
1	1	Selects S input.	S input : Y1 to Y5, C1 to C5

Note 1) When "b7" is set to 0, the S input/composite input is automatically switched by the voltages at S1 to S5 pins.

Note 2) The Yout1/2 and Cout1/2 switches are also switched by this control.

Low : S input High : Composite input

### 3. Status Registers

S	Slave address	Α	DATA1	А	DATA2	NA	Р
S	Slave address	Α	DATA1	NA	Р		

S : Start condition

A : Acknowledge

P : Stop condition

NA : No acknowledge

When communication is to be terminated in the status register reading mode, the "no acknowledge" signal is needed to assure that the slave does not issue the acknowledge signal to master. Only DATA1 of status register can be read if NA is sent after DATA1.

Slave a	ddress				¥	<ul> <li>R/W bit</li> <li>This bit is set to 1 when the status register is to be read.</li> </ul>				
1 0	0 1	0	0	×	0					
				<b>A</b>	Va	alue set by	/ the addr	ess pin		
• DATA										
	b7			b4	b3	b2	b1	b0		
DATA1	PONRES	х	×	S5	S4	S3	S2	S1		
DATAT PONRES		3 ^ ^	^	SEL	SEL	SEL	SEL	SEL		
									_	
DATA2	PONRES	×	×	S5	S4	S3	S2	S1		
DATAZ PONRE		~	~	OPEN	OPEN	OPEN	OPEN	OPEN		

### PONRES

When the CXA1845Q is reset upon power ON, logical 1 is returned. Once a read operation is completed, logical 0 is returned.

S1 to S5 OPEN

0 : S1 to S5 pins are not open.

1 : S1 to S5 pins are open.

S1 to S5 SEL

0 : S1 to S5 pins are not grounded.

1 : S1 to S5 pins are grounded.

In actually, the logic states of the S1 to S5 OPEN and the S1 to S3 SEL bits are determined by comparing the DC voltages of S1 to S5 pins to two threshold values.

DC voltage of S1 to S5 pins	S1 to S5 OPEN	S1 to S5 SEL
0.8 V or less	0	1
1.3 V or more, 3.5 V or less	0	0
4.5 V or more	1	0

### 4. Power ON reset

The CXA1845Q incorporates the power ON reset function. Therefore, each control register is reset to 0 upon power ON.

The power ON reset  $V_{TH}$  is hysteretical. The PONRES bit of the status register is read to determine whether the IC is reset upon power ON.





Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

**Application Circuit** 

### **Example of Representative Characteristics**



Audio frequency response





Audio distortion vs. Input amplitude

### Package Outline Unit : mm



### 64PIN QFP(PLASTIC)

SONY CODE	QFP-64P-L01
EIAJ CODE	QFP064-P-1420
JEDEC CODE	

### PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.5g

This data sheet has been made from recycled paper to help protect the environment.

-20-