SONY

US Audio Multiplexing Decoder

Description

The CXA2104S is an IC designed as a decoder for the Zenith TV Multi-channel System and also corresponds with I²C BUS. Functions include stereo demodulation, SAP (Separate Audio Program) demodulation, dbx noise reduction. Various kinds of filters are built in while adjustment and mode control are all executed through I²C BUS.

Features

- Adjustment free of VCO and filter.
- Audio multiplexing decoder and dbx noise reduction decoder are all included in a single chip. Almost any sort of signal processing is possible through this IC.
- All adjustments are possible through I²C BUS to allow for automatic adjustment.
- Various built-in filter circuits greatly reduce external parts.
- There is an additional SAP output.

Standard I/O Level

Input level
 COMPIN (Pin 11)

100mVrms

245mVrms (Selected by INSW)

Output level
 TVOUT-L/R (Pins 2 and 1)
 490mVrms

Pin Configuration (Top View)



Absolute Maximum Ratings (Ta = 25°C)

 Supply voltage 	Vcc	11	V
 Operating temperature 	Topr	-20 to +75	°C
 Storage temperature 	Tstg	-65 to +150	°C
 Allowable power dissipation 	ation		
	Pd	1.35	W

Range of Operating Supply Voltage

9 ± 0.5 V

Applications

TV, VCR and other decoding systems for US audio multiplexing TV broadcasting

Structure

Bipolar silicon monolithic IC

* A license of the dbx-TV noise reduction system is required for the use of this device.



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



Pin Description

(Ta = 25°C, Vcc = 9V)

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
1	TVOUT-R	4.0V	Vcc \$3k \$580	TVOUT right channel output pin.
2	TVOUT-L	4.0V		TVOUT left channel output pin.
3	SDA		Vcc 7.5k 7.5k 4.5k 7.5k 4.5k 7.77 7	Serial data I/O pin. Viн > 3.0V Vi∟ < 1.5V
4	SCL		Vcc $$	Serial clock input pin. Vıн > 3.0V Vı∟ < 1.5V
5	DGND		(5)	Digital block GND.
6	MAININ	4.0V	Vcc Vcc 147 6 777 4V	Input the (L + R) signal from MAINOUT (Pin 7).

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
7	MAINOUT	4.0V	Vcc √cc 147 √cc ↓ 147 ↓ 200µ ₹1k 7/7	(L + R) signal output pin.
8	PCINT1	4.0V	Vcc 147 30k 777 ≥ 22k 777	
9	PCINT2	4.0V	$\begin{array}{c} & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & $	Stereo block PLL loop filter integrating pin.
10	PLINT	5.1V	$20k \ge 20k$ 147 147 10 $20k \ge 20k$ $20k \ge 20k$ $40k \ge 20k$ $10k$ $26\mu \frac{777}{50\mu \frac{777}{777}}$	Pilot cancel circuit loop filter integrating pin. (Connect a 1µF capacitor between this pin and GND.)

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
11	COMPIN	4.0V	$\begin{array}{c} \hline \\ \hline $	Audio multiplexing signal input pin.
12	VGR	1.3V	3k 147 11k≩ 9.7k ≶19.4k Vcc ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	Band gap reference output pin. (Connect a 10µF capacitor between this pin and GND.)
13	IREF	1.3V	Vcc ↓ 40k ↓ 40k ↓ 30k ↓ 15k ↓ 30k ↓ × 2 ↓ × 30k ↓ × 2 ↓ × 2 ↓ × 30k ↓ × 2 ↓ × 30k ↓ × 2 ↓ × 30k ↓ × 30k	Set the filter and VCO reference current. The reference current is adjusted with the BUS DATA based on the current which flows to this pin. (Connect a $62k\Omega$ (±1%) resistor between this pin and GND.)
14	GND		(14)	Analog block GND.
15	SAPTC	4.5V	$\begin{array}{c} & & & \\ & & & & \\ & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ &$	Set the time constant for the SAP carrier detection circuit. (Connect a 4.7µF capacitor between this pin and GND.)

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
16	Vcc		(16)	Supply voltage pin.
17	SUBOUT	4.0V	2k $2k$ $2k$ $10P$ $4k$ $10P$ $4k$ $2k$ $2k$ $2k$ $10P$ $14/$ 17 17 $14/$ 14	(L−R) signal output pin.
18	STIN	4.0V		Input the (L-R) signal from SUBOUT (Pin 17).
21	SAPIN	4.0V	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input the (SAP) signal from SAPOUT (Pin 20).
19	NOISETC	3.0V	Vcc 8k 10k 10k 1k 2k 777 10k 1k 2k 777 4k 4v 200k 777 19 777	Set the time constant for the noise detection circuit. (Connect a 4.7µF capacitor between this pin and GND.)

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
20	SAPOUT	4.0V	5P Vcc 580 580 580 10k 580 10k 147 20 147 147	SAP FM detector output pin.
22	VE	4.0V	22 7.5k Vcc 147 7.7.5k	Variable de-emphasis integrating pin. (Connect a 2700pF capacitor and a 3.3kΩ resistor in series between this pin and GND.)
23	VEWGT	4.0V	23 580 23 147 580 ↓ 147 77 77 77 77 77 77 77 77 77	Weight the variable de-emphasis control effective value detection circuit. (Connect a 0.047μF capacitor and a 3kΩ resistor in series between this pin and GND.)
24	VETC	1.7V	×4 ×4 ↓ 50μ 777 777 777 777	Determine the restoration time constant of the variable de-rmphasis control effective value detection circuit. (the specified restoration time constant can be obtained by connecting a 3.3µF capacitor between this pin and GND.)

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
25	VEOUT	4.0V	Vcc 5P 580 ≶ 10k 7/7 7/7 7/7	Variable de-emphasis output pin. (Connect a 4.7µF non-polar capacitor between Pins 25 and 26.)
26	VCAIN	4.0V	47k 47k 47k 47k 47k 47k 47k 47k	VCA input pin. Input the variable de-emphasis output signal from Pin 25 via a coupling capacitor.
27	VCATC	1.7V	Vcc	Determine the restoration time constant of the VCA control effective value detection circuit. (the specified restoration time constant can be obtained by connecting a 10μ F capacitor between this pin and GND.)
28	VCAWGT	4.0V	2.9V 36k 40k 40k 3p 580 2.9V 36k 40k 40k 3p 580 2.9V 36k 580 40k 580 40k 580 40k 580 777 777 777 777 777	Weight the VCA control effective value detection circuit. (Connect a 1μ F capacitor and a 3.9k Ω resistor in series between this pin and GND.)
29	NC	_	(29)	—

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
30	SOUT	4.0V	30 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	Additional SAP output pin.

	INSW = 0	INSW = 1
Main (L + R) (Pre-Emphasis: OFF)	= 245mVrms	= 100mVrms
SUB (L – R) (dbx-TV: OFF)	= 490mVrms	= 200mVrms
Pilot	= 49mVrms	= 20mVrms
SAP Carrier	= 147mVrms	= 60mVrms

 $f_{H} = 15.734 kHz$

(Ta = 25°C, Vcc = 9V)

ltem	Signal	Mode	Input pin	Input signal	Measurement conditions	Filter	Output pin	Min.	Typ.	Мах.	Unit
onsumption	lcc		I	No signal				22	32	42	шA
out level	Vmain	ONOM	11	Mono 1kHz 100% mod. Pre-em. ON			1/2	440	490	540	mVrms
emphasis / characteristic	FCdeem	ONOM	11	Mono 5kHz 30% mod. Pre-em. ON	20 log ('5k'/1k')		1/2	-1.2	0	1.0	В
⁼ frequency ristic	FCmain	MONO	11	Mono 12kHz 30% mod. Pre-em. ON	20 log ('12k'/'1k')		1/2	-3.0	-1.0	1.0	В
tortion	THDm	MONO	11	Mono 1kHz 100% mod. Pre-em. ON		15kLPF	1/2	I	0.1	0.5	%
erload distortion	THDmmax	MONO	11	Mono 1kHz 200% mod. Pre-em. ON		15kLPF	1/2	I	0.15	0.5	%
7	SNmain	MONO	11	Mono 1kHz, Pre-em. ON	20 log ('100%'/'0%')	15kLPF	1/2	61	69	I	dВ
out level	Vsub	ST	11	SUB (L-R) 1kHz, 100% mod., NR OFF			17	150	190	230	mVrms
⁻ frequency eristic	FCsub	ST	11	SUB (L-R) 12kHz, 30% mod., NR OFF	20 log ('12k'/'1k')		17	-3.0	-0.5	1.0	В
ortion	THDsub	ST	11	SUB (L-R) 1kHz, 100% mod., NR OFF		15kLPF	17	I	0.1	1.0	%
rload distortion	THDsmax	ST	11	SUB (L-R) 1kHz, 200% mod., NR OFF		15kLPF	17	I	0.2	2.0	%
	SNsub	ST	11	SUB (L-R) 1kHz, NR OFF	20 log ('100%'/'0%')	15kLPF	17	56	64	I	dB
AP	CTst	SAP	11	SUB (L-R) 1kHz, 100% mod., NR ON, SAP Carrier (5fH)	20 log ('NRSW = 0'/ 'NRSW = 1')	1kBPF	5	60	20	I	dВ
	Item Current consumption Main output level Main de-emphasis frequency characteristic Main LPF frequency characteristic Main overload distortion Main S/N Main S/N Sub output level Sub output level Sub output level Sub output level Sub output level Sub distortion Sub overload distortion Sub overload distortion Sub S/N Sub S/N		Signal Icc Nmain FCdeem FCdeem FCdeem FCdeem FCdeem FCdeem FCdeem FCdeem FCdeem FCdeem THDmax Vsub Vsub SNmain THDsub CTst	SignalModeInputIccIc-IccNONO11VmainMONO11FCdeemMONO11FCmainMONO11THDmMONO11THDmMONO11THDmMONO11THDmMONO11THDmaxMONO11THDmaxMONO11VsubST11VsubST11THDsubST11THDsmaxST11THDsmaxST11THDsmaxST11THDsmaxST11THDsmaxST11SNsubST11SNsubST11CTstSAP11	SignalModeInput pinIccIccIccNmainMONO11VmainMONO11FCdeemMONO11FCmainMONO11THDmMONO11THDmMONO11THDmMONO11THDmaxMONO11VsubST11VsubST11YsubST11THDsmaxST11THDST11THDST11THDST11THDST11THST11THST11THST11THST11THST11 <tr< td=""><td>SignalModeInput pinInput signalIccNo signalIccNo signalVmainMONO11Pre-em. ONVmainMONO11Pre-em. ONFCdeemMONO11Pre-em. ONFCdeemMONO11Pre-em. ONFCmainMONO11Pre-em. ONTHDmMONO11Pre-em. ONTHDmMONO11Pre-em. ONTHDmaxMONO11Pre-em. ONSNmainMONO11Pre-em. ONVsubST11SUB (L-R) 1kHZ,THDsmaxST11SUB (L-R) 1kHZ,THDsmaxST11SUB (L-R) 1kHZ,THDsmaxST11SUB (L-R) 1kHZ,SNsubST11SUB (L-R) 1kHZ,SNsubST11SUB (L-R) 1kHZ,SNsubST11SUB (L-R) 1kHZ,CrstSAP11100% mod., NR OFFSAP11100% mod., NR OVFSAPSAP Carrier (5H)</td></tr<> <td>SignalModeInput signalMeasurementIcc—No signalconditionsIcc—No signalconditionsVmainMONO11Mono 1kHz 100% mod. Pre-em. ON20 logVmainMONO11Mono 5kHz 30% mod. Pre-em. ON20 logFCdeemMONO11Mono 1kHz 100% mod. Pre-em. ON20 logFLDmMONO11Mono 1kHz 100% mod. Pre-em. ON20 logTHDmMONO11Mono 1kHz 100% mod. Pre-em. ON20 logTHDmMONO11Pre-em. ON('12k'/1k')THDmMONO11Pre-em. ON('100%/'0%')VsubST11SUB (L-R) 1kHz, Pre-em. ON20 logVsubST11SUB (L-R) 1kHz, Pre-em. ON20 logVsubST11SUB (L-R) 1kHz, Pre-em. ON20 logVsubST11SUB (L-R) 1kHz, Pre-em. ON20 logVsubST11SUB (L-R) 1kHz, Pre-em. ON20 logPresenxST11SUB (L-R) 1kHz, Pre-em. ON20 logPresenxST<td< td=""><td>SignalModeInput pinInput signalMeasurementFilterIccNo signalNo signalFilterFilterVmainMONO11Mono 1kHz 100% mod. Pre-em. ON20 log******VmainMONO11Mono 1kHz 100% mod. Pre-em. ON20 log******FCdeemMONO11Mono 1kHz 100% mod. Pre-em. ON20 log******THDmMONO11Mono 1kHz 100% mod. Pre-em. ON20 log******THDmMONO11Mono 1kHz 100% mod. Pre-em. ON20 log******THDmMONO11Mono 1kHz 100% mod. Pre-em. ON***15kLPF***VaubST11Nono 1kHz 200% mod. Pre-em. ON************VaubST11Mono 1kHz 200% mod. Pre-em. ON************VaubST11Mono 1kHz 200% mod. Pre-em. ON************VaubST11Non 1kHz 200% mod. Pre-em. ON************VaubST11Non 1kHz 200% mod. Pre-em. ON************VsubST11Non 1kHz 200% mod. Pre-em. ON************VsubST11SUB (L-R) 1kHz 200% mod. Pro-Mod.************VsubST11SUB (L-R) 1kHz 200% mod. Pro-Mod.***<td< td=""><td>SignalModeInput signalInput signalEiterOutputIccNo signalinput signalinput signalinput signalinput signalVmainMONO11Mono 1kHz 100% mod. Pre-em. ONisk/i1k/iinput signalin/i2FCdeemMONO11Pre-em. ONisk/i1k/iin/i2in/i2FCdeemMONO11Pre-em. ONit/i2k/i1k/iin/i2in/i2FCdeemMONO11Pre-em. ONit/i2k/i1k/iin/i2in/i2FLminMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2FLminaxMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2FHDmmaxMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2FCmainMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2FCmainMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2VubuST11Pre-em. ONit/i2k/i1k/iit/i2it/i2VubuST11Pre-em. ONit/i2k/i1k/iit/i2it/i2VubuST11Pre-em. ONit/i2it/i2it/i2VubuST11Pre-em. ONit/i2k/i1k/iit/i2it/i2VubuST11Pre-em. ONit/i2it/i2it/i2VubuST11Pre-em. ONit/i2it/i2it/i2VubuST11Pre-em. ONit/i2<td< td=""><td>SignalModeInput pinInput signalMeasurementFilterOutputMin.Icc$$No signal$$No signal$$$$$22$$440$VmainMONO11Mono 1kHz 100% mod. Pre-em. ON$20 \log$$1/2$$440$$21$FCdeemMONO11Mono 5kHz 30% mod. (5k/1k/)$20 \log$$1/2$$440$$1.2$FCdeemMONO11Mono 5kHz 30% mod. (5k/1k/)$20 \log$$1/2$$-1.2$$1.2$FCdeemMONO11Pre-em. ON Pre-em. ON$(210 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(210 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(210 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$SNmainMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$FDmmaxMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$SNmainMONO11Pre-em. ON Pre-em. ON$1/2 \log (-2/2)$$1/2$$1/2$$1.2$FDsmaxMONO<td>Signal Mode Input pin Input signal Measurement conditions Filter Output Min. Typ. Icc $$ No signal $$ No signal $$ No signal $$ 223 32 32 Vmain MONO 11 Mono HkHz 100% mod. $$ $1/2$ 440 490 Vmain MONO 11 Mono HkHz 100% mod. $(55/14)$ $$ $1/2$ $$ 0 FEdeem MONO 11 Mono HkHz 100% mod. $(51/14)$ $$ $1/2$ $$ 0 $$ FEdeem MONO 11 Mono HkHz 200% mod. $(51/14)$ $$ 0 $$</td></td></td<></td></td<></td></td<></td>	SignalModeInput pinInput signalIccNo signalIccNo signalVmainMONO11Pre-em. ONVmainMONO11Pre-em. ONFCdeemMONO11Pre-em. ONFCdeemMONO11Pre-em. ONFCmainMONO11Pre-em. ONTHDmMONO11Pre-em. ONTHDmMONO11Pre-em. ONTHDmaxMONO11Pre-em. ONSNmainMONO11Pre-em. ONVsubST11SUB (L-R) 1kHZ,THDsmaxST11SUB (L-R) 1kHZ,THDsmaxST11SUB (L-R) 1kHZ,THDsmaxST11SUB (L-R) 1kHZ,SNsubST11SUB (L-R) 1kHZ,SNsubST11SUB (L-R) 1kHZ,SNsubST11SUB (L-R) 1kHZ,CrstSAP11100% mod., NR OFFSAP11100% mod., NR OVFSAPSAP Carrier (5H)	SignalModeInput signalMeasurementIcc—No signalconditionsIcc—No signalconditionsVmainMONO11Mono 1kHz 100% mod. Pre-em. ON20 logVmainMONO11Mono 5kHz 30% mod. Pre-em. ON20 logFCdeemMONO11Mono 1kHz 100% mod. Pre-em. ON20 logFLDmMONO11Mono 1kHz 100% mod. Pre-em. ON20 logTHDmMONO11Mono 1kHz 100% mod. Pre-em. ON20 logTHDmMONO11Pre-em. ON('12k'/1k')THDmMONO11Pre-em. ON('100%/'0%')VsubST11SUB (L-R) 1kHz, Pre-em. ON20 logVsubST11SUB (L-R) 1kHz, Pre-em. ON20 logVsubST11SUB (L-R) 1kHz, Pre-em. ON20 logVsubST11SUB (L-R) 1kHz, Pre-em. ON20 logVsubST11SUB (L-R) 1kHz, Pre-em. ON20 logPresenxST11SUB (L-R) 1kHz, Pre-em. ON20 logPresenxST <td< td=""><td>SignalModeInput pinInput signalMeasurementFilterIccNo signalNo signalFilterFilterVmainMONO11Mono 1kHz 100% mod. Pre-em. ON20 log******VmainMONO11Mono 1kHz 100% mod. Pre-em. ON20 log******FCdeemMONO11Mono 1kHz 100% mod. Pre-em. ON20 log******THDmMONO11Mono 1kHz 100% mod. Pre-em. ON20 log******THDmMONO11Mono 1kHz 100% mod. Pre-em. ON20 log******THDmMONO11Mono 1kHz 100% mod. Pre-em. ON***15kLPF***VaubST11Nono 1kHz 200% mod. Pre-em. ON************VaubST11Mono 1kHz 200% mod. Pre-em. ON************VaubST11Mono 1kHz 200% mod. Pre-em. ON************VaubST11Non 1kHz 200% mod. Pre-em. ON************VaubST11Non 1kHz 200% mod. Pre-em. ON************VsubST11Non 1kHz 200% mod. Pre-em. ON************VsubST11SUB (L-R) 1kHz 200% mod. Pro-Mod.************VsubST11SUB (L-R) 1kHz 200% mod. Pro-Mod.***<td< td=""><td>SignalModeInput signalInput signalEiterOutputIccNo signalinput signalinput signalinput signalinput signalVmainMONO11Mono 1kHz 100% mod. Pre-em. ONisk/i1k/iinput signalin/i2FCdeemMONO11Pre-em. ONisk/i1k/iin/i2in/i2FCdeemMONO11Pre-em. ONit/i2k/i1k/iin/i2in/i2FCdeemMONO11Pre-em. ONit/i2k/i1k/iin/i2in/i2FLminMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2FLminaxMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2FHDmmaxMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2FCmainMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2FCmainMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2VubuST11Pre-em. ONit/i2k/i1k/iit/i2it/i2VubuST11Pre-em. ONit/i2k/i1k/iit/i2it/i2VubuST11Pre-em. ONit/i2it/i2it/i2VubuST11Pre-em. ONit/i2k/i1k/iit/i2it/i2VubuST11Pre-em. ONit/i2it/i2it/i2VubuST11Pre-em. ONit/i2it/i2it/i2VubuST11Pre-em. ONit/i2<td< td=""><td>SignalModeInput pinInput signalMeasurementFilterOutputMin.Icc$$No signal$$No signal$$$$$22$$440$VmainMONO11Mono 1kHz 100% mod. Pre-em. ON$20 \log$$1/2$$440$$21$FCdeemMONO11Mono 5kHz 30% mod. (5k/1k/)$20 \log$$1/2$$440$$1.2$FCdeemMONO11Mono 5kHz 30% mod. (5k/1k/)$20 \log$$1/2$$-1.2$$1.2$FCdeemMONO11Pre-em. ON Pre-em. ON$(210 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(210 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(210 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$SNmainMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$FDmmaxMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$SNmainMONO11Pre-em. ON Pre-em. ON$1/2 \log (-2/2)$$1/2$$1/2$$1.2$FDsmaxMONO<td>Signal Mode Input pin Input signal Measurement conditions Filter Output Min. Typ. Icc $$ No signal $$ No signal $$ No signal $$ 223 32 32 Vmain MONO 11 Mono HkHz 100% mod. $$ $1/2$ 440 490 Vmain MONO 11 Mono HkHz 100% mod. $(55/14)$ $$ $1/2$ $$ 0 FEdeem MONO 11 Mono HkHz 100% mod. $(51/14)$ $$ $1/2$ $$ 0 $$ FEdeem MONO 11 Mono HkHz 200% mod. $(51/14)$ $$ 0 $$</td></td></td<></td></td<></td></td<>	SignalModeInput pinInput signalMeasurementFilterIccNo signalNo signalFilterFilterVmainMONO11Mono 1kHz 100% mod. Pre-em. ON20 log******VmainMONO11Mono 1kHz 100% mod. Pre-em. ON20 log******FCdeemMONO11Mono 1kHz 100% mod. Pre-em. ON20 log******THDmMONO11Mono 1kHz 100% mod. Pre-em. ON20 log******THDmMONO11Mono 1kHz 100% mod. Pre-em. ON20 log******THDmMONO11Mono 1kHz 100% mod. Pre-em. ON***15kLPF***VaubST11Nono 1kHz 200% mod. Pre-em. ON************VaubST11Mono 1kHz 200% mod. Pre-em. ON************VaubST11Mono 1kHz 200% mod. Pre-em. ON************VaubST11Non 1kHz 200% mod. Pre-em. ON************VaubST11Non 1kHz 200% mod. Pre-em. ON************VsubST11Non 1kHz 200% mod. Pre-em. ON************VsubST11SUB (L-R) 1kHz 200% mod. Pro-Mod.************VsubST11SUB (L-R) 1kHz 200% mod. Pro-Mod.*** <td< td=""><td>SignalModeInput signalInput signalEiterOutputIccNo signalinput signalinput signalinput signalinput signalVmainMONO11Mono 1kHz 100% mod. Pre-em. ONisk/i1k/iinput signalin/i2FCdeemMONO11Pre-em. ONisk/i1k/iin/i2in/i2FCdeemMONO11Pre-em. ONit/i2k/i1k/iin/i2in/i2FCdeemMONO11Pre-em. ONit/i2k/i1k/iin/i2in/i2FLminMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2FLminaxMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2FHDmmaxMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2FCmainMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2FCmainMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2VubuST11Pre-em. ONit/i2k/i1k/iit/i2it/i2VubuST11Pre-em. ONit/i2k/i1k/iit/i2it/i2VubuST11Pre-em. ONit/i2it/i2it/i2VubuST11Pre-em. ONit/i2k/i1k/iit/i2it/i2VubuST11Pre-em. ONit/i2it/i2it/i2VubuST11Pre-em. ONit/i2it/i2it/i2VubuST11Pre-em. ONit/i2<td< td=""><td>SignalModeInput pinInput signalMeasurementFilterOutputMin.Icc$$No signal$$No signal$$$$$22$$440$VmainMONO11Mono 1kHz 100% mod. Pre-em. ON$20 \log$$1/2$$440$$21$FCdeemMONO11Mono 5kHz 30% mod. (5k/1k/)$20 \log$$1/2$$440$$1.2$FCdeemMONO11Mono 5kHz 30% mod. (5k/1k/)$20 \log$$1/2$$-1.2$$1.2$FCdeemMONO11Pre-em. ON Pre-em. ON$(210 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(210 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(210 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$SNmainMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$FDmmaxMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$SNmainMONO11Pre-em. ON Pre-em. ON$1/2 \log (-2/2)$$1/2$$1/2$$1.2$FDsmaxMONO<td>Signal Mode Input pin Input signal Measurement conditions Filter Output Min. Typ. Icc $$ No signal $$ No signal $$ No signal $$ 223 32 32 Vmain MONO 11 Mono HkHz 100% mod. $$ $1/2$ 440 490 Vmain MONO 11 Mono HkHz 100% mod. $(55/14)$ $$ $1/2$ $$ 0 FEdeem MONO 11 Mono HkHz 100% mod. $(51/14)$ $$ $1/2$ $$ 0 $$ FEdeem MONO 11 Mono HkHz 200% mod. $(51/14)$ $$ 0 $$</td></td></td<></td></td<>	SignalModeInput signalInput signalEiterOutputIccNo signalinput signalinput signalinput signalinput signalVmainMONO11Mono 1kHz 100% mod. Pre-em. ONisk/i1k/iinput signalin/i2FCdeemMONO11Pre-em. ONisk/i1k/iin/i2in/i2FCdeemMONO11Pre-em. ONit/i2k/i1k/iin/i2in/i2FCdeemMONO11Pre-em. ONit/i2k/i1k/iin/i2in/i2FLminMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2FLminaxMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2FHDmmaxMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2FCmainMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2FCmainMONO11Pre-em. ONit/i2k/i1k/iit/i2it/i2VubuST11Pre-em. ONit/i2k/i1k/iit/i2it/i2VubuST11Pre-em. ONit/i2k/i1k/iit/i2it/i2VubuST11Pre-em. ONit/i2it/i2it/i2VubuST11Pre-em. ONit/i2k/i1k/iit/i2it/i2VubuST11Pre-em. ONit/i2it/i2it/i2VubuST11Pre-em. ONit/i2it/i2it/i2VubuST11Pre-em. ONit/i2 <td< td=""><td>SignalModeInput pinInput signalMeasurementFilterOutputMin.Icc$$No signal$$No signal$$$$$22$$440$VmainMONO11Mono 1kHz 100% mod. Pre-em. ON$20 \log$$1/2$$440$$21$FCdeemMONO11Mono 5kHz 30% mod. (5k/1k/)$20 \log$$1/2$$440$$1.2$FCdeemMONO11Mono 5kHz 30% mod. (5k/1k/)$20 \log$$1/2$$-1.2$$1.2$FCdeemMONO11Pre-em. ON Pre-em. ON$(210 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(210 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(210 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$THDmMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$SNmainMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$FDmmaxMONO11Pre-em. ON Pre-em. ON$(120 \log)$$1/2$$1/2$$1.2$SNmainMONO11Pre-em. ON Pre-em. ON$1/2 \log (-2/2)$$1/2$$1/2$$1.2$FDsmaxMONO<td>Signal Mode Input pin Input signal Measurement conditions Filter Output Min. Typ. Icc $$ No signal $$ No signal $$ No signal $$ 223 32 32 Vmain MONO 11 Mono HkHz 100% mod. $$ $1/2$ 440 490 Vmain MONO 11 Mono HkHz 100% mod. $(55/14)$ $$ $1/2$ $$ 0 FEdeem MONO 11 Mono HkHz 100% mod. $(51/14)$ $$ $1/2$ $$ 0 $$ FEdeem MONO 11 Mono HkHz 200% mod. $(51/14)$ $$ 0 $$</td></td></td<>	SignalModeInput pinInput signalMeasurementFilterOutputMin.Icc $$ No signal $$ No signal $$ $$ 22 440 VmainMONO11Mono 1kHz 100% mod. Pre-em. ON $20 \log$ $1/2$ 440 21 FCdeemMONO11Mono 5kHz 30% mod. (5k/1k/) $20 \log$ $1/2$ 440 1.2 FCdeemMONO11Mono 5kHz 30% mod. (5k/1k/) $20 \log$ $1/2$ -1.2 1.2 FCdeemMONO11Pre-em. ON Pre-em. ON $(210 \log)$ $1/2$ $1/2$ 1.2 THDmMONO11Pre-em. ON Pre-em. ON $(210 \log)$ $1/2$ $1/2$ 1.2 THDmMONO11Pre-em. ON Pre-em. ON $(210 \log)$ $1/2$ $1/2$ 1.2 THDmMONO11Pre-em. ON Pre-em. ON $(120 \log)$ $1/2$ $1/2$ 1.2 THDmMONO11Pre-em. ON Pre-em. ON $(120 \log)$ $1/2$ $1/2$ 1.2 THDmMONO11Pre-em. ON Pre-em. ON $(120 \log)$ $1/2$ $1/2$ 1.2 SNmainMONO11Pre-em. ON Pre-em. ON $(120 \log)$ $1/2$ $1/2$ 1.2 FDmmaxMONO11Pre-em. ON Pre-em. ON $(120 \log)$ $1/2$ $1/2$ 1.2 SNmainMONO11Pre-em. ON Pre-em. ON $1/2 \log (-2/2)$ $1/2$ $1/2$ 1.2 FDsmaxMONO <td>Signal Mode Input pin Input signal Measurement conditions Filter Output Min. Typ. Icc $$ No signal $$ No signal $$ No signal $$ 223 32 32 Vmain MONO 11 Mono HkHz 100% mod. $$ $1/2$ 440 490 Vmain MONO 11 Mono HkHz 100% mod. $(55/14)$ $$ $1/2$ $$ 0 FEdeem MONO 11 Mono HkHz 100% mod. $(51/14)$ $$ $1/2$ $$ 0 $$ FEdeem MONO 11 Mono HkHz 200% mod. $(51/14)$ $$ 0 $$</td>	Signal Mode Input pin Input signal Measurement conditions Filter Output Min. Typ. Icc $$ No signal $$ No signal $$ No signal $$ 223 32 32 Vmain MONO 11 Mono HkHz 100% mod. $$ $1/2$ 440 490 Vmain MONO 11 Mono HkHz 100% mod. $(55/14)$ $$ $1/2$ $$ 0 FEdeem MONO 11 Mono HkHz 100% mod. $(51/14)$ $$ $1/2$ $$ 0 $$ FEdeem MONO 11 Mono HkHz 200% mod. $(51/14)$ $$ 0 $$ 0 $$ 0 $$ 0 $$ 0 $$ 0 $$ 0 $$ 0 $$ 0 $$ 0 $$ 0 $$ 0 $$ 0 $$ 0 $$ 0 $$

Ŧ				su										
Unit	dB	dB	В	mVrms	В	%	В	dB	đb	др	др	В	В	dB
Max.	-30	-3.0	10.0	230	2.5	6.0	I	I	-6.5	6.0	I	I	I	I
Typ.	-42	-6.0	6.0	190	0	2.5	55	70	0.6-	4.0	35	35	35	35
Min.	I	0.6-	2.0	150	-3.0	I	46	60	-12.0	2.0	23	23	23	23
Output pin	17	BUS	RETURN	20	20	20	20	2	BUS	RETURN	1/2	1/2	1/2	1/2
Filter	fH BPF					15kLPF	15kLPF	1kBPF			15kLPF	15kLPF	15kLPF	15kLPF
Measurement conditions	0dB = 49mVrms	0dB = 49mVrms	20 log ('on level'/off level')		20 log ('10k'/'1k')		20 log ('100%'/'0%')	20 log ('NRSW = 1/'NRSW = 0')	0dB = 147mVrms	20 log ('on level'/'off level')				
Input signal	PILOT (fH) 0dB	Change	PILOT (fH) Level	SAP 1kHz 100% mod. NR OFF	SAP 10kHz 30% mod. NR OFF	SAP 1kHz 100% mod. NR OFF	SAP 1kHz, NR OFF	SAP 1kHz 100% mod. NR ON, Pilot (fH)	Change	Level	ST-L 300Hz 30% mod. NR ON	ST-R 300Hz 30% mod. NR ON	ST-L 3kHz 30% mod. NR ON	ST-R 3kHz 30% mod. NR ON
Input pin	11	11	:	11	11	11	11	11			11	11	11	1
Mode	ST	ST	5	SAP	SAP	SAP	SAP	ST	SAP	1	ST	ST	ST	ST
Signal	PCsub	THst	HYst	Vsap	FCsap	THDsap	SNsap	CTsap	THsap	HYsap	STLsep1	STRsep1	STLsep2	STRsep2
ltem	Sub pilot leak	Stereo ON level	Stereo ON/OFF hysteresis	SAP output level	SAP LPF frequency characteristic	SAP distortion	SAP S/N	$SAP \to ST$ Cross talk	SAP ON level	SAP ON/OFF hysteresis	ST separation 1 L \rightarrow R	ST separation 1 R \rightarrow L	ST separation 2 L \rightarrow R	ST separation 2 $R \rightarrow L$
No.	14	15	16	17	18	19	20	21	22	23	24	25	26	27





Adjustment Method (This is the case when standard input level is 245mVrms.)

1. ATT adjustment

- 1) TEST BIT is set to "TEST1 = 0" and "TEST-DA = 0".
- 2) Input a 100Hz, 245mVrms sine wave signal to COMPIN and monitor the TVOUT-L output level. Then, adjust the "ATT" data for ATT adjustment so that the TVOUT-L output goes to the standard value (490mVrms).
- 3) Adjustment range: ±30%Adjustment bits: 4 bits

2. Separation adjustment

- 1) TEST BIT is set to "TEST1 = 0" and "TEST-DA = 0".
- Set the unit to stereo mode and input the left channel only signal (modulation factor 30%, frequency 300Hz NR-ON) to COMPIN. At this time, adjust the "WIDEBAND" adjustment data to reduce TVOUT-R output to the minimum.
- 3) Next, set the frequency only of the input signal to 3kHz and adjust the "SPECTRAL" adjustment data to reduce TVOUT-R output to the minimum.
- 4) The adjustments in 2 and 3 above are performed to optimize the separation.

5) "WIDEBAND"	"SPECTRAL"
Adjustment range: ±30%	Adjustment range: ±15%
Adjustment bits: 6 bits	Adjustment bits: 6 bits

* Adjust this IC through Tuner and IF when this IC is mounted in the set.

Description of Operation



The US audio multiplexing system possesses the base band spectrum shown in Fig. 1.





Fig 3. dbx-TV block

(1) L + R (MAIN)

After the audio multiplexing signal input from COMPIN (Pin 11) passes through MVCA, the SAP signal and telemetry signal are suppressed by STEREO LPF. Next, the pilot signals are canceled. Finally, the L - R signal and SAP signal are removed by MAIN LPF, and frequency characteristics are flattened (de-emphasized) and input to the matrix.

(2) L - R (SUB)

The L – R signal follows the same course as L + R before the pilot signal is canceled. L – R has no carrier signal, as it is a suppressed-carrier double-sideband amplitude modulated signal (DSB-AM modulated). For this reason, the pilot signal is used to regenerate the carrier signal (quasi-sine wave) to be used for the demodulation of the L – R signal. In the last stage, the residual high frequency components are removed by SUB LPF and the L – R signal is input to the dbx-TV block via the NRSW circuit after passing through SUBVCA.

(3) SAP

SAP is an FM signal using 5fH as a carrier as shown in the Fig. 1. First, the SAP signal only is extracted using SAP BPF. Then, this is subjected to FM detection. Finally, residual high frequency components are removed and frequency characteristics flattened using SAP LPF, and the SAP signal is input to the dbx-TV block via the NRSW circuit. When there is no SAP signal, the Pin 20 output is soft muted.

(4) Mode discrimination

Stereo discrimination is performed by detecting the pilot signal amplitude. SAP discrimination is performed by detecting the 5fH carrier amplitude. NOISE discrimination is performed by detecting the noise near 25kHz after FM detection of SAP signal.

(5) dbx-TV block

Either the L – R signal or SAP signal input respectively from ST IN (Pin 18) or SAP IN (Pin 21) is selected by the mode control and input to the dbx-TV block.

The input signal then passes through the fixed de-emphasis circuit and is applied to the variable deemphasis circuit. The signal output from the variable de-emphasis circuit passes through an external capacitor and is applied to VCA (voltage control amplifier). Finally, the VCA output is converted from a current to a voltage using an operational amplifier and then input to the matrix.

The variable de-emphasis circuit transmittance and VCA gain are respectively controlled by Each of effective value detection circuits. Each of the effective value detection circuits passes the input signal through a predetermined filter for weighting before the effective value of the weighted signal is detected to provide the control signal.

(6) Matrix

The signals (L + R, L – R, SAP) input to "MATRIX" become the outputs for the ST-L, ST-R, MONO and SAP signals according to the mode control and whether there is ST / SAP discrimination.

(7) Others

"MVCA" is a VCA which adjusts the input signal level to the standard level of this IC.

"Bias" supplies the reference voltage and reference current to the other blocks. The current flowing to the resistor connecting IREF (Pin 13) with GND become the reference current.

Register Specifications

Slave address

SLAVE RECEIVER	SLAVE TRANSMITTER
84H (1000 0100)	85H (1000 0101)

Register table

SUB A	DDRESS		DATA								
MSB	LSB	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0		
***:	*0000	\$	k	TEST-DA	TEST1	ATT (4)					
***:	*0001	*		SPECTRAL (6)							
***:	*0010	;	k	WIDEBAND (6)							
***:	*0011	\$	k	DATA1	DATA2	2 NRSW FOMO		SAPC	M1		
***	*0100 *		INSW	DATA5	ATTSW	FST	DATA3	DATA4			

* : Don't Care

Status Registers

STA1	STA2	STA3	STA4	STA5	STA6	STA7	STA8
BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
POWER ON RESET	STEREO	SAP	NOISE	_	_	_	—

Description of Registers

Control registers

Register	Number of bits	Classifi- cation ^{*1}	Standard setting	Contents
ATT	4	А	9	Input level adjustment
SPECTRAL	6	А	1F	Adjustment of stereo separation (3kHz)
WIDEBAND	6	А	1F	Adjustment of stereo separation (300Hz)
TEST-DA	1	Т	0	Turn to DAC test mode by means of TEST-DA = 1.
TEST1	1	Т	0	Turn to test mode by means of TEST = 1.
FST	1	Т	0	Turn to forced stereo by means of FST = 1.
NRSW	1	U		Selection of the output signal (Stereo mode, SAP mode)
FOMO	1	U	_	Turn to forced MONO by means of FOMO = 1. (Left channel only is MONO during SAP output.)
M1	1	U	1	Selection of TVOUT mute ON/OFF (0: mute ON, 1: mute OFF)
ATTSW	1	S		Turn the input stage MVCA off when ATTSW = 1.
INSW	1	S		Selection of standard input level
SAPC	1	S	_	Selection of SAP mode or L + R mode according to the presence of SAP broadcasting
DATA1	1	Т	0	
DATA2	1	Т	0	
DATA3	1	Т	0	Test mode (Normal standard setting value)
DATA4	1	Т	0	
DATA5	1	Т	0	

*1 Classification U: User control

A: Adjustment

S: Proper to set

T: Test

Status registers

Register	Number of bits	Contents	
PONRES	1	POWER ON RESET detection;	1: RESET
STEREO	1	Stereo discrimination of the COMPIN input signal;	1: Stereo
SAP	1	SAP discrimination of the COMPIN input signal;	1: SAP
NOISE	1	Noise level discrimination of the SAP signal;	1: Noise

Description of Control Registers

ATT (4): Adjust the signal level input to COMPIN (Pin 11) to the standard input level. Variable range of the input signal: standard input level –5.0dB to +3.0dB 0 = Level min. F = Level max.

SPECTRAL (6): Perform high frequency (fs = 3kHz) separation adjustment.

0 = Level max.

3F = Level min.

WIDEBAND (6): Perform low frequency (fs = 300Hz) separation adjustment.

0 = Level min.

3F = Level max.

TEST-DA (1): Set DAC output test mode.

0 = Normal mode
1 = DAC output test mode
In addition, the following output are present at Pin 2.
TVOUT-L (Pin 2): DA control DC level

TEST1 (1): Monitor SAPBPF and NRBPF output
0 = Normal mode
1 = SAPBPF, NRBPF output
In addition, the following outputs are present at Pins 1 and 2.
TVOUT-L (Pin 2): SAP BPF OUT
TVOUT-R (Pin 1): NR BPF OUT

FST (1): Select forced STEREO mode

0 = Normal mode

- 1 = Forced stereo mode
- NRSW (1): Select stereo mode or SAP mode
 - 0 = Stereo mode
 - 1 = SAP mode

- FOMO (1): Select forced MONO mode 0 = Normal mode 1 = Forced MONO mode M1 (1): Mute the TVOUT-L and TVOUT-R output. 0 = Mute ON 1 = Mute OFF ATTSW (1) Select BYPASS SW of MVCA
 - 0 = Normal mode 1 = MVCA is passed
- INSW (1): Select standard input level of COMPIN (Pin 11). 0 = 245 mVrms1 = 100 mVrms
- SAPC (1): Select the SAP signal output mode When there is no SAP signal, the conditions for selecting SAP output are selected by SAPC. 0 = L + R output is selected
 - 1 = SAP output is selected

Description of Mode Control

Mode control	SAPC = 0	SAPC = 1					
	"Select dbx input and TV decoder output" Conditions: FOMO = 0 NRSW = 0 (MONO or ST output)	"Select dbx input and TV decoder output" Conditions: FOMO = 0 NRSW = 0 (MONO or ST output)					
NRSW	 During ST input: left channel: L, right channel: R During other input: left channel: L + R, right channel: L + R 	As on the left					
	 NRSW = 1 (SAP output) When there is "SAP" during SAP discrimination left channel: SAP, right channel: SAP When there is "No SAP", output is the same as when NRSW = 0. 	 NRSW = 1 (SAP output) Regardless of the presence of SAP discrimination, dbx input: "SAP" left channel: SAP, right channel: SAP However, when there is no SAP, SAPOUT output is soft muted (-7dB) 					
FOMO	"Forced FOMO = 1 • During SAP output: left channel: L + R, righ • During ST or MONO output: left channel: L	it channel: SAP					
SAPC	Change the selection conditions for "MONO or ST output" and "SAP output". SAPC = 0: Switch to SAP output when there is SAP discrimination. Do not switch to SAP output when there is no SAP discrimination. SAPC = 1: Switch to SAP output regardless of whether there is SAP discrimination.						
M1	"MU" M1 = 0: TVOUT output is muted.	TE"					

Decoder Output and Mode Control Table 1 (SAPC = 1)	
---	--

	Мс	de detect	tion	M	lode contr	ol	dbx	Ou	tput
Input signal mode	ST	SAP	NOISE	NRSW	FOMO	SAPC	input	Lch	Rch
MONO *1	0	0	0	0	*	1	MUTE	L+R	L+R
	0	0	0	1	0	1	SAP	SAP	SAP
	0	0	0	1	1	1	SAP	L+R	SAP
	0	*	1	0	*	1	MUTE	L+R	L+R
	0	*	1	1	0	1	(SAP)	(SAP)	(SAP)
	0	*	1	1	1	1	(SAP)	L+R	(SAP)
	1	0	*	0	0	1	L – R	L	R
	1	0	*	0	1	1	MUTE	L+R	L+R
	1	1	1	0	0	1	L – R	L	R
STEREO ^{*1}	1	1	1	0	1	1	MUTE	L+R	L+R
STEREO	1	0	0	1	0	1	SAP	SAP	SAP
	1	0	0	1	1	1	SAP	L+R	SAP
	1	*	1	1	0	1	(SAP)	(SAP)	(SAP)
	1	*	1	1	1	1	(SAP)	L+R	(SAP)
	0	1	*	0	0	1	MUTE	L + R	L+R
	0	1	*	0	1	1	MUTE	L+R	L+R
MONO & SAP	0	1	0	1	0	1	SAP	SAP	SAP
MONO & SAF	0	1	0	1	1	1	SAP	L+R	SAP
	0	1	1	1	0	1	(SAP)	(SAP)	(SAP)
	0	1	1	1	1	1	(SAP)	L+R	(SAP)
	1	1	*	0	0	1	L – R	L	R
	1	1	*	0	1	1	MUTE	L+R	L+R
STEREO & SAP	1	1	0	1	0	1	SAP	SAP	SAP
	1	1	0	1	1	1	SAP	L+R	SAP
	1	1	1	1	0	1	(SAP)	(SAP)	(SAP)
	1	1	1	1	1	1	(SAP)	L+R	(SAP)

Note

(SAP) : The SAPOUT output signal is soft muted (approximately –7dB).

The signal is soft muted when NOISE = 1.

- * : Don't care.
- *1 SAP or NOISE discrimination may be made during MONO or STEREO input when the noise is inputted in the weak electric field.

Then microcomputer reads "NOISE" status from IC and decides whether SAP is outputted.

"NOISE" status rises earlier than "SAP" status when the amount of noise is increased to COMPIN.

Decoder Output and Mode Control Table 2 (SAPC = 0)

Input signal mode	Mo	ode detect	ion	N	lode contr	ol	dbx	Ou	tput
	ST	SAP	NOISE	NRSW	FOMO	SAPC	input	Lch	Rch
	0	0	*	*	*	0	MUTE	L+R	L + F
MONO *1 STEREO *1 MONO & SAP STEREO & SAP	0	1	1	0	0	0	MUTE	L+R	L + F
	0	1	1	0	1	0	MUTE	L+R	L + F
	0	1	1	1	0	0	(SAP)	(SAP)	(SAP
	0	1	1	1	1	0	(SAP)	L+R	(SAF
	1	0	*	0	0	0	L – R	L	R
	1	0	*	0	1	0	MUTE	L + R	L+F
	1	0	*	1	0	0	L – R	L	R
STEREO *1	1	0	*	1	1	0	MUTE	L+R	L+F
0121120	1	1	1	0	0	0	L – R	L	R
	1	1	1	0	1	0	MUTE	L+R	L+F
	1	1	1	1	0	0	(SAP)	(SAP)	(SAF
	1	1	1	1	1	0	(SAP)	L+R	(SAF
	0	1	0	0	0	0	MUTE	L+R	L+F
	0	1	0	0	1	0	MUTE	L+R	L + F
	0	1	0	1	0	0	SAP	SAP	SAF
MONO & SAP	0	1	0	1	1	0	SAP	L + R	SAF
	0	1	1	0	0	0	MUTE	L+R	L + F
	0	1	1	0	1	0	MUTE	L+R	L + F
	0	1	1	1	0	0	(SAP)	(SAP)	(SAF
	0	1	1	1	1	0	(SAP)	L + R	(SAF
	1	1	0	0	0	0	L – R	L	R
	1	1	0	0	1	0	MUTE	L+R	L + F
	1	1	0	1	0	0	SAP	SAP	SAF
STEREO & SAP	1	1	0	1	1	0	SAP	L+R	SAF
	1	1	1	0	0	0	L–R	L	R
	1	1	1	0	1	0	MUTE	L+R	L + F
	1	1	1	1	0	0	(SAP)	(SAP)	(SAF
	1	1	1	1	1	0	(SAP)	L+R	(SAF

Note

(SAP) : The SAPOUT output signal is soft muted (approximately –7dB).

The signal is soft muted when NOISE = 1.

- * : Don't care.
- *1 SAP or NOISE discrimination may be made during MONO or STEREO input when the noise is inputted in the weak electric field.
 - Then microcomputer reads "NOISE" status from IC and decides whether SAP is outputted.

"NOISE" status rises earlier than "SAP" status when the amount of noise is increased to COMPIN.

I²C BUS block items (SDA, SCL)

No.	Item	Symbol	Min.	Тур.	Max.	Unit
1	High level input voltage	Vih	3.0		5.0	
2	Low level input voltage	VIL	0		1.5	V
3	High level input current	Іін	—		10	
4	Low level input current	lı∟	—		10	μA
5	Low level output voltage SDA (Pin 3) during 3mA inflow	Vol	0		0.4	V
6	Maximum inflow current	Iol	3			mA
7	Input capacitance	Сі	—		10	рF
8	Maximum clock frequency	fsc∟	0		100	kHz
9	Minimum waiting time for data change	t BUF	4.7			
10	Minimum waiting time for start of data transfer	thd: STA	4.0			
11	Low level clock pulse width	tLOW	4.7			110
12	High level clock pulse width	tнıgн	4.0			μs
13	Minimum waiting time for start preparation	tsu: STA	4.7			
14	Minimum data hold time	thd: DAT	0			
15	Minimum data preparation time	tsu: DAT	250			ns
16	Rise time	tR			1	μs
17	Fall time	tF		_	300	ns
18	Minimum waiting time for stop preparation	tsu: STO	4.7		_	μs

I²C BUS load conditions: Pull-up resistor $4k\Omega$ (Connect to +5V)

Load capacity 200pF (Connect to GND)

I²C BUS Control Signal



I²C BUS Signal

There are two I²C signals, SDA (Serial DATA) and SCL (Serial CLOCK) signals. SDA is a bidirectional signal. • Accordingly there are 3 values outputs, H, L and HIZ.



• I²C transfer begins with Start Condition and ends with Stop Condition.



• I²C data Write (Write from I²C controller to the IC)



• I²C data Read (Read from the IC to I²C controller)



• Read timing



* Data Read is performed during SCL rise.



Input level vs. Distortion characteristics 1 (MONO)



Input level vs. Distortion characteristics 3 (SAP)





Stereo LPF frequency characteristics

Main LPF and Sub LPF frequency characteristics



SAP frequency characteristics and group delay



Additional SAP frequency characteristics



Package Outline Unit: mm

30PIN SDIP (PLASTIC)



NOTE : PALLADIUM PLATING

This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).