


## 622Mbps Clock & Data Recovery with High Sensitivity Limitting Amplifier

### Description

The CXB1565R achieves 3R optical-fiber communication receiver functions (Reshaping and Regenerating and Retiming) on a single chip. This IC also equipped with the signal interruption alarm output, which is used to discriminate the existence of data input.

64 pin LQFP (Plastic)



### Features

- Auto-offset canceler circuit
- Signal interruption alarm output
- No reference clock required
- Single 5V power supply

### Applications

- SONET/SDH: 622.08Mbps
- ATM: 622.08Mbps

### Absolute Maximum Ratings


• Supply voltage	V <sub>CC</sub> – V <sub>EE</sub>	–0.3 to +7.0	V
• Storage temperature	T <sub>STG</sub>	–65 to +150	°C
• Input voltage difference:   V <sub>D</sub> – V <sub>DN</sub>	V <sub>DIF</sub>	0 to 2.5	V
• TTL input voltage	V <sub>IN</sub> T	–0.5 to 5.5	V
• Output current (Continuous) (Surge)	I <sub>O</sub>	0 to 50 0 to 100	mA

### Recommended Operating Conditions







• Supply voltage	V <sub>CC</sub> – V <sub>EE</sub>	4.5 to 5.5	V
• Termination voltage (for RCK/RDATA)	V <sub>CC</sub> – V <sub>T1</sub>	1.8 to 2.2	V
• Termination voltage (for SDE)	V <sub>T2</sub>	V <sub>EE</sub>	V
• Termination resistance (for RCK/RDATA)	R <sub>T1</sub>	46 to 56	Ω
• Termination resistance (for SDE)	R <sub>T2</sub>	460 to 560	Ω
• Operating temperature	T <sub>A</sub>	–40 to +85	°C





Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.




## Block Diagram and Pin Configuration








## Pin Description

Pin No.	Symbol	Typical pin voltage (V)		Equivalent circuit	Description
		DC	AC		
1, 16 to 20	NC				No connect
2, 3	VccE1	5			Positive supply for RDATA/RDATAN output circuits.
4	RDATA		3.3 to 4.1		Retimed data outputs.
5	RDATAN		3.3 to 4.1		
6	VEEE1	0			Ground for RDATA/RDATAN output circuits.
7, 8 52, 53	VEEG	0			Ground for digital circuits.
9, 10 54	VccG	5			Positive supply for digital circuits.
11	VEEE2	0			Ground for RCK/RCKN outputs circuits.
12	RCKN		3.3 to 4.1		
13	RCK		3.3 to 4.1		Recovered clock outputs.
14, 15	VccE2	5			Positive supply for RCK/RCKN output circuits.
21	CAP3	3.2			Connect a peak hold capacitor for signal detector. Typically 470pF.
22	CAP2	3.2			

Pin No.	Symbol	Typical pin voltage (V)		Equivalent circuit	Description
		DC	AC		
23	V <sub>EE</sub> R3	0			Ground for signal detector.
24	HYS	0.3			Connect to V <sub>EE</sub> R3 through a external resistor determine signal detect hysteresis width ( $\Delta P$ ). When connect to V <sub>EE</sub> R3 directly. $\Delta P \approx 6\text{dB}$ (Typ.) When 8.2k $\Omega$ is inserted. $\Delta P \approx 3\text{dB}$ (Typ.)
25	DOWN	4.4			Connect to VccR2 through a external resistor to decrease signal detect level (SDL). When open, SDL sets to 20mVp-p. (single-ended)
26	VccR2	5			Positive supply for signal detector.
27	VccR1	0			Positive supply for post amplifier.
28	D				Serial data stream inputs.
29	DN				
34	CAP1	3.7			Connect a external capacitor, which determines low cut-off frequency for feedback block. Typically 0.022 $\mu\text{F}$ .
35	CAP1B	3.7			
30, 31	V <sub>EE</sub> R2	0			Ground for post amplifier.
32, 36	NC				No connect
33	V <sub>EE</sub> R1	0			Ground for post amplifier. Both V <sub>EE</sub> R1 and V <sub>EE</sub> R2 must be grounded.
37, 38	VccP	5			Positive supply for PLL circuits.

Pin No.	Symbol	Typical pin voltage (V)		Equivalent circuit	Description
		DC	AC		
39	LPFA				Connect a external loop filter capacitor. Typically 0.33μF.
40	LPFB				
41	V <sub>EEP2</sub>	0			Ground for PLL circuits.
42 to 45 48, 49 56	NC				No connect
46, 47	V <sub>EEP1</sub>	0			Ground for PLL circuits. Both V <sub>EEP1</sub> and V <sub>EEP2</sub> must be grounded.
50	R <sub>EXT</sub>	0.6			Connect to V <sub>EEP1</sub> through a external resistor to determine VCO frequency. Typically 2.4kΩ.
51	LKDT		0.2 to 4.8		Lock detector (TTL). Driven low, while synchronization is lost. If SQLCH is asserted(low),fixed high even when lock is lost.

Pin No.	Symbol	Typical pin voltage (V)		Equivalent circuit	Description
		DC	AC		
55	EXCK	3			External clock input (ECL). For testing only. Normally, left open.
57	CKSEL	5			Clock selector (TTL). When low, EXCK is active instead of VCO output. Normally, left open.
58	SQLCH	5			TTL input. When Low, RCK and RDATA fix Low, in case of data loss. When high, RCK outputs VCO free-run frequency, in case of data loss.
59	SDC	0.2 to 4.8			Signal detect output (TTL). Driven low, while input serial data is lost.
60	SDE				Signal detect outputs (ECL). SDE is driven low, while input serial data is lost.
61	SDEN				
62 to 64	NC				No connect

**Electrical Characteristics****• DC characteristics**(V<sub>CC</sub> = +5V ± 10%, V<sub>EE</sub> = GND, Ta = -40°C to +85°C)


Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply current	I <sub>CC</sub>	All outputs open		95	130	mA
TTL input High voltage	V <sub>IHT</sub>		2		5.5	V
TTL input Low voltage	V <sub>ILT</sub>		0		0.8	V
RDATA/RCK output High voltage	V <sub>OH1</sub> * <sup>1</sup>	51Ω to V <sub>CC</sub> – 2V	V <sub>CC</sub> – 1.1		V <sub>CC</sub> – 0.83	V
RDATA/RCK output Low voltage	V <sub>OL1</sub> * <sup>1</sup>	51Ω to V <sub>CC</sub> – 2V	V <sub>CC</sub> – 1.86		V <sub>CC</sub> – 1.55	V
SDE output High voltage	V <sub>OH2</sub> * <sup>1</sup>	510Ω to V <sub>EE</sub>	V <sub>CC</sub> – 1.1		V <sub>CC</sub> – 0.83	V
SDE output Low voltage	V <sub>OL2</sub> * <sup>1</sup>	510Ω to V <sub>EE</sub>	V <sub>CC</sub> – 1.86		V <sub>CC</sub> – 1.55	V
TTL output High voltage	V <sub>OHT</sub>	I <sub>OH</sub> = -0.4mA	2.6			V
TTL output Low voltage	V <sub>OLT</sub>	I <sub>OL</sub> = 2.1mA			0.5	V
Maximum input voltage amplitude	V <sub>max</sub>		1600			mV
D/DB input resistance	R <sub>IN</sub>		1125	1500	1875	Ω

\*<sup>1</sup> Ta = 0°C to +85°C**• AC characteristics**(V<sub>CC</sub> = +5V ± 10%, V<sub>EE</sub> = GND, Ta = -40°C to +85°C)


Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Post amplifier gain	G <sub>L</sub>	Except for output buffer	40			dB
Signal detect hysteresis width	ΔP	HYS = V <sub>EE</sub> R <sub>3</sub> , R <sub>d</sub> ≥ 2kΩ	3		7.5	dB
Signal detect response assert time	T <sub>AS</sub>	CAP2, CAP3 = 470ps DOWN = OPEN D = 200mVp-p, Single ended	0		100	μs
Signal detect response deassert time	T <sub>DAS</sub>		2.3		100	μs
RCK/RCKN output jitter	R <sub>J</sub>	* <sup>1</sup>		3.6		degrees rms
PLL band width	f <sub>C</sub> * <sup>2</sup>	* <sup>1</sup>			500	kHz
Jitter peaking		* <sup>1</sup>			0.1	dB
Jitter Tolerance		f = 10Hz, * <sup>1</sup> * <sup>3</sup> 30Hz, * <sup>1</sup> * <sup>3</sup> 300Hz, * <sup>1</sup> * <sup>3</sup> 25kHz, * <sup>1</sup> * <sup>3</sup> 250kHz, * <sup>1</sup> * <sup>3</sup>	15 15 1.5 1.5 0.15			UI
PLL capture range			622.01	622.08	622.15	Mbps
PLL pull in time	T <sub>P</sub>	* <sup>1</sup>		10		ms
RCK/RCKN output rise/fall time	T <sub>RC</sub> /T <sub>F</sub> C	51Ω to V <sub>CC</sub> – 2V, 20% to 80%		250	350	ps
RDATA/RDATAN output rise/fall time	T <sub>RD</sub> /T <sub>F</sub> C	51Ω to V <sub>CC</sub> – 2V, 20% to 80%		350	500	ps

\*<sup>1</sup> D = 50mVp-p (single-ended), 2<sup>23</sup> – 1 PRBS, under the AC Electrical characteristics measurement circuit.\*<sup>2</sup> f<sub>C</sub>: frequency which attenuates the input sinusoidal jitter by 3dB.\*<sup>3</sup> Bit error rate threshold: 1E – 10



## DC Electrical Characteristics Measurement Circuit



## AC Electrical Characteristics Measurement Circuit



## Application Circuit



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

## Notes on Operation

### 1. Limiting amplifier block

The limiting amplifier block is equipped with the auto-offset canceler circuit. When external capacitors C1 and C2 are connected as shown in Fig. 1, the DC bias is set automatically in this block. External capacitor C1 and IC internal resistor R1 determine the low input cut-off frequency  $f_2$  as shown in Fig. 2. Similarly, external capacitor C2 and IC internal resistor R2 determine the high cut-off frequency  $f_1$  for DC bias feedback. Since peaking characteristics may occur in the low frequency area of the amplifier gain characteristics depending on the  $f_1/f_2$  combination, set the C1 and C2 so as to avoid the occurrence of peaking characteristics. The target values of R1 and R2 and the typical values of C1 and C2 are as indicated below. When a single-ended input is used, provide AC grounding by connecting Pin 29 to a capacitor which has the same capacitance as capacitor C1.

R1 (internal): 1.5kΩ	$f_2: 225\text{kHz}$	R2 (internal): 10kΩ	$f_1: 723\text{Hz}$
C1 (external): 470pF		C2 (external): 0.022μF	




Fig. 1




Fig. 2

## 2. Alarm block

This block provides a signal interruption alarm output used for open fibre control (OFC).

Signal detect threshold level and hysteresis width are both user adjustable.

Signal detect threshold default level is 20mVp-p (single-ended).

An external resistor  $R_d$  between DOWN and VccR decrease it.

Typical characteristics of  $R_d$  vs. threshold level is shown in fig. 7, 8.

Hysteresis width can be also decreased by an external resistor  $R_h$ . Typical characteristics of  $R_h$  vs.  $\Delta P$  is shown in fig. 9.

Timing chart of signal detect function is shown in fig. 5. SD response assert/deassert time are decided by peak hold capacitor  $C_R$  and  $C_s$ . Their typical value is 470pF each.





Fig. 3

Fig. 4




Fig. 5. Timing Chart

### 3. Clock and Data recovery block

Clock recovery is realized by fully integrated phase locked loop (PLL), which needs no external reference clock. PLL accepts scrambled NRZ data with 50% mark density. Two external components  $Re$  and  $Cp$  are required. Their recommended values are shown in fig. 6.




Fig. 6

$Re$  is a resistor which decides VCO center frequency. To reduce the temperature dependence of the VCO oscillation frequency,  $Re$  should have a small temperature coefficient. In addition,  $Re$  should place as near as IC terminal to obtain good jitter performance.

$Cp$  is a loop filter capacitance. Since loop damping factor  $\xi$  is function of  $\sqrt{Cp}$ ,  $Cp$  is also important to have a small temperature coefficient. Damping factor  $\xi$  is given as

$$20,000 \times \sqrt{Cp} \quad (@p = 1/2) ^{*3}$$


Recommended  $Cp$  value gives a  $\xi$  of 10, and jitter peaking of under 0.1dB is specified.

\*3 p: data transition density

### 4. Others


Pay attention to handling this IC because its electrostatic discharge strength is week.

### Example of Representative Characteristics




$V_{CC} = 5V$ ,  $T_a = 27^\circ C$   
 622.08Mbps,  $2^{23} - 1$ PRBS  
 $R_h = 0\Omega$

**Fig. 7.  $R_d$  vs. Assert/Deassert level**







$V_{CC} = 5V$ ,  $T_a = 27^\circ C$   
 622.08Mbps,  $2^{23} - 1$ PRBS  
 $R_h = 8.2k\Omega$

**Fig. 8.  $R_d$  vs. Assert/Deassert level**  
 $(R_h = 8.2k\Omega)$



$V_{CC} = 5V$ ,  $T_a = 27^\circ C$   
 622.08Mbps,  $2^{23} - 1$ PRBS  
 $R_d = \infty$


**Fig. 9.  $R_h$  vs. Assert/Deassert level**

**Fig. 10. RCK/RDATA output waveform****Fig. 11. RCK output histogram****Fig. 12. Jitter transfer function****Fig. 13. Jitter tolerance**

## Package Outline

Unit: mm

## 64PIN LQFP (PLASTIC)



NOTE: Dimension "\*" does not include mold protrusion.

DETAIL A

SONY CODE	LQFP-64P-L01
EIAJ CODE	LQFP064-P-1010
JEDEC CODE	-----

## PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.3g