

CXB1565R

622Mbps Clock & Data Recovery with High Sensitivity Limitting Amplifier

Description

The CXB1565R achieves 3R optical-fiber communication receiver functions (Reshaping and Regenerating and Retiming) on a single chip. This IC also equipped with the signal interruption alarm output, which is used to discriminate the existence of data input.

Features

- Auto-offset canceler circuit
- Signal interruption alarm output
- No reference clock required
- Single 5V power supply

Applications

- SONET/SDH: 622.08Mbps
- ATM: 622.08Mbps

Absolute Maximum Ratings

Vcc – Vee	-0.3 to +7.0	V
Tstg	-65 to +150	°C
Vdif	0 to 2.5	V
VinT	-0.5 to 5.5	V
lo	0 to 50	mA
	0 to 100	mA
Vcc – Vee	4.5 to 5.5	V
Vcc – Vt1	1.8 to 2.2	V
Vt2	Vee	V
RT1	46 to 56	Ω
Rt2	460 to 560	Ω
Та	-40 to +85	°C
	Tstg Vdif VinT Io Vcc – Vee Vcc – Vt1 Vt2 Rt1 Rt2	Tstg -65 to +150 Vdif 0 to 2.5 VinT -0.5 to 5.5 Io 0 to 50 0 to 100 Vcc - VEE 4.5 to 5.5 Vcc - VT1 1.8 to 2.2 VT2 VEE RT1 46 to 56 RT2 460 to 560

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



Block Diagram and Pin Configuration



Pin Description

Pin No.	Symbol		al pin ge (V) AC	Equivalent circuit	Description
1, 16 to 20	NC				No connect
2, 3	VccE1	5			Positive supply for RDATA/RDATAN output circuits.
4	RDATA		3.3 to 4.1	VccE1	Retimed data outputs.
5	RDATAN		3.3 to 4.1		
6	VEEE1	0			Ground for RDATA/RDATAN output circuits.
7, 8 52, 53	VeeG	0			Ground for digital circuits.
9, 10 54	VccG	5			Positive supply for digital circuits.
11	VeeE2	0			Ground for RCK/RCKN outputs circuits.
12	RCKN		3.3 to 4.1	VccE2	
13	RCK		3.3 to 4.1		Recovered clock outputs.
14, 15	VccE2	5			Positive supply for RCK/RCKN output circuits.
21	CAP3	3.2			Connect a peak hold capacitor for signal detector.
22	CAP2	3.2		5μA 5μA VEER3	Typically 470pF.

Pin No.	Symbol		al pin ge (V)	Equivalent circuit	Description
		DC	AC		
23	VeeR3	0			Ground for signal detector.
24	HYS	0.3		VccR2 Bias Generator (24) VEER3	Connect to VEER3 through a external resistor determine signal detect hysteresis width (ΔP). When connect to VEER3 directly. $\Delta P \approx 6dB$ (Typ.) When 8.2k Ω is inserted. $\Delta P \approx 3dB$ (Typ.)
25	DOWN	4.4		VccR2	Connect to VccR2 through a external resistor to decrease signal detect level (SDL). When open, SDL sets to 20mVp-p. (single-ended)
26	VccR2	5			Positive supply for signal detector.
27	VccR1	0			Positive supply for post amplifier.
28	D				Serial data stream inputs.
29	DN				
34	CAP1	3.7			Connect a external capacitor, which determines low cut-off
35	CAP1B	3.7		VeeR1	frequency for feedback block. Typically 0.022µF.
30, 31	VEER2	0			Ground for post amplifier.
32, 36	NC				No connect
33	VeeR1	0			Ground for post amplifier. Both VEER1 and VEER2 must be grounded.
37, 38	VccP	5			Positive supply for PLL circuits.

Pin No.	Symbol			Equivalent circuit	Description
		DC	AC		
39	LPFA				Connect a external loop filter capacitor.
40	LPFB			VEEP2 VEEP1	Typically 0.33µF.
41	VEEP2	0			Ground for PLL circuits.
42 to 45 48, 49 56	NC				No connect
46, 47	VeeP1	0			Ground for PLL circuits. Both VeEP1 and VeEP2 must be grounded.
50	REXT	0.6		VccP Bias Generator 50 VEEP2	Connect to VEEP1 through a external resistor to determine VCO frequency. Typically 2.4kΩ.
51	LKDT		0.2 to 4.8	VccG VccG (51) VEEG	Lock detector (TTL). Driven low, while synchronization is lost. If SQLCH is asserted(low),fixed high even when lock is lost.

Pin No.	Symbol	voltag	al pin ge (V)	Equivalent circuit	Description
55	EXCK	3	AC	55 VccG 55 VccG VEEG	External clock input (ECL). For testing only. Normally, left open.
57	CKSEL	5		57 VccG (57 VccG VccG VccG VccG VccG	Clock selector (TTL). When low, EXCK is active instead of VCO output. Normally, left open.
58	SQLCH	5		58 VccG 58 VccG VccG VccG VccG	TTL input. When Low, RCK and RDATA fix Low, in case of data loss. When high, RCK outputs VCO free-run frequency, in case of data loss.
59	SDC		0.2 to 4.8	VccG (59) VEEG	Signal detect output (TTL). Driven low, while input serial data is lost.
60	SDE			VccG	Signal detect outputs (ECL). SDE is driven low, while input
61	SDEN				serial data is lost.
62 to 64	NC				No connect

Electrical Characteristics

• DC characteristics

 $(Vcc = +5V \pm 10\%, Vee = GND, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply current	Icc	All outputs open		95	130	mA
TTL input High voltage	Vінт		2		5.5	V
TTL input Low voltage	Vilt		0		0.8	V
RDATA/RCK output High voltage	Vон1*1	51 Ω to Vcc – 2V	Vcc – 1.1		Vcc - 0.83	V
RDATA/RCK output Low voltage	Vol1*1	51 Ω to Vcc – 2V	Vcc – 1.86		Vcc – 1.55	V
SDE output High voltage	Vон2*1	510 Ω to Vee	Vcc – 1.1		Vcc - 0.83	V
SDE output Low voltage	Vol2*1	510 Ω to Vee	Vcc – 1.86		Vcc – 1.55	V
TTL output High voltage	Vонт	Іон = -0.4mA	2.6			V
TTL output Low voltage	Volt	IoL = 2.1mA			0.5	V
Maximum input voltage amplitude	Vmax		1600			mV
D/DB input resistance	Rin		1125	1500	1875	Ω

*1 Ta = 0°C to +85°C

• AC characteristics

 $(Vcc = +5V \pm 10\%, Vee = GND, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Post amplifier gain	GL	Except for output buffer	40			dB
Signal detect hysteresis width	ΔP	$HYS = V EER3, Rd \ge 2k\Omega$	3		7.5	dB
Signal detect response assert time	Tas	CAP2, CAP3 = 470ps DOWN = OPEN	0		100	μs
Signal detect response deassert time	Tdas	D = 200 mVp-p, Single ended	2.3		100	μs
RCK/RCKN output jitter	RJ	*1		3.6		degrees rms
PLL band width	fc*2	*1			500	kHz
Jitter peaking		*1			0.1	dB
Jitter Tolerance		f = 10Hz, *1 *3 30Hz, *1 *3 300Hz, *1 *3 25kHz, *1 *3 250kHz, *1 *3	15 15 1.5 1.5 0.15			UI
PLL capture range			622.01	622.08	622.15	Mbps
PLL pull in time	Тр	*1		10		ms
RCK/RCKN output rise/fall time	Trc/Tfc	51 Ω to Vcc – 2V, 20% to 80%		250	350	ps
RDATA/RDATAN output rise/fall time	Trd/Tfc	51 Ω to Vcc – 2V, 20% to 80%		350	500	ps

*1 D = 50mVp-p (single-ended), $2^{23} - 1$ PRBS, under the AC Electrical characteristics measurement circuit.

 $^{\ast 2}\,$ fc: frequency which attenuates the input sinusoidal jitter by 3dB.

*3 Bit error rate threshould: 1E - 10

DC Electrical Characteristics Measurement Circuit







Application Circuit



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Notes on Operation

1. Limiting amplifier block

The limiting amplifier block is equipped with the auto-offset canceler circuit. When external capacitors C1 and C2 are connected as shown in Fig. 1, the DC bias is set automatically in this block. External capacitor C1 and IC internal resistor R1 determine the low input cut-off frequency f2 as shown in Fig. 2. Similarly, external capacitor C2 and IC internal resistor R2 determine the high cut-off frequency f1 for DC bias feedback. Since peaking characteristics may occur in the low frequency area of the amplifier gain characteristics depending on the f1/f2 combination, set the C1 and C2 so as to avoid the occurrence of peaking characteristics. The target values of R1 and R2 and the typical values of C1 and C2 are as indicated below. When a single-ended input is used, provide AC grounding by connecting Pin 29 to a capacitor which has the same capacitance as capacitor C1.







Fig. 2

2. Alarm block

This block provides a signal interruption alarm output used for open fibre control (OFC).

Signal detect threshold level and hysteresis width are both user adjustable.

Signal detect threshold default level is 20mVp-p (single-ended).

An external resister Rd between DOWN and VccR decrease it.

Typical characteristics of Rd vs. threshold level is shown in fig. 7, 8.

Hysteresis width can be also decreased by an external resister R_H. Typical characteristics of R_H vs. ΔP is shown in fig. 9.

Timing chart of signal detect function is shown in fig. 5. SD response assert/deassert time are decided by peak hold capacitor CR and Cs.Their typical value is 470pF each.





Fig. 4



Fig. 5. Timing Chart

3. Clock and Data recovery block

Clock recovery is reallized by fully integrated phase locked loop (PLL), which needs no external reference clock. PLL accepts scrambled NRZ data with 50% mark density. Two external components Re and Cp are required. Their recommended values are shown in fig. 6.



Re is a resistor which decides VCO center frequency. To reduce the temperature dependence of the VCO oscillation frequency, Re should have a small temperature coefficient. In addition, Re should place as near as IC terminal to obtain good jitter performance.

Cp is a loop filter capacitance. Since loop damping factor ξ is function of \sqrt{Cp} , Cp is also important to have a small temperature coefficient. Damping factor ξ is given as

 $\label{eq:constant} \begin{array}{ll} 20,000\times\sqrt{Cp} & (@\rho=1/2) \ ^{*3} \\ \mbox{Recommended Cp value gives a ξ of 10, and jitter peaking of under 0.1dB is specified.} \end{array}$

*3 ρ: data transition density

4. Others

Pay attention to handling this IC because its electrostatic discharge strength is week.

Example of Representative Characteristics





Fig. 8. Rd vs. Assert/Deassert level (RH = 8.2kΩ)



Fig. 9. Rh vs. Assert/Deassert level



















Fig. 13. Jitter tolerance

Package Outline Unit: mm

64PIN LQFP (PLASTIC)





0° to 10°

DETAIL A

NOTE: Dimension "*" does not include mold protrusion.

PACKAGE STRUCTURE

SONY CODE	LQFP-64P-L01
EIAJ CODE	LQFP064-P-1010
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.3g