SONY

CXB1818Q

Laser Diode Driver

Description

The CXB1818Q is a high-speed monolithic Laser Diode Driver/Current Switch with ECL/PECL input level. Open collector outputs are provided at the output pins (Q, QBX) and have the capacity of driving modulation current of 50mAp-p at a maximum data rate of 622Mbps. Along with the modulation current generator there is the laser diode bias current generator which has capacity of sourcing up to 60mA (Bias). The laser diode bias current can be controlled by either a voltage or current into the bias adjust pin (BiasAdj) and the bias set pin (SBias), depending on how these pins are configured. Control of the bias current is achieved through the APC (Automatic Power Control) circuit. In order to avoid having a large current go through the laser diode, this IC also provides an Activity detector function for laser protection. The Activity detector circuit detects data edge transitions and if no data transition occurs after a certain period, then both the modulation and bias currents are shutdown. The bias currents are shut it down by in order to pull down the output voltage of APC OP.Amp.

When the automatic shutdown is conducted, it is possible to select whether the laser diode alarm output is activated or not. Additionally, this IC has the DFF for the input signal correction and the internal Duty Cycle correction circuit that can control the falling edge of the input pulse up to a maximum of 1.0ns(Min.).

Features

- Maximum data rate (NRZ): 622Mbps
- Alarm and Shutdown function
- DFF for input signal correction
- Input signal Duty cycle correction
- Automatic Power Control (APC) for bias current
- Activity detector function for laser protection
- · Alarm signal mask function during shutdown
- Differential PECL inputs or AC coupled inputs



Applications

- SONET/SDH: 622Mbps
- Fibre channel: 531Mbps

Absolute Maximum Ratings

	-		
 Supply voltage 	Vcc – Vee	-0.3 to +6.0	V
 Input voltage 	Vin	VEE to Vcc	V
• Differential input	voltage		
	Vd – Vdb	0 to 2.5	V
• Bias output curre	ent	0 to 80	mA
SBias input/output	ut current	0 to 5	mA
Bias control curre	ent		
	IBset (Ibiasad	j) 0 to 5	mA
Bbias control volt	tage		
	VBset (Vbiasa	dj) 0 to 3	V
Modulation output	it current	70	mA
Modulation adjus	t current		
	IQset (Idrvadj)	0 to 15	mA
• Storage tempera	ture		
	Tstg	-65 to +150	°C

Recommended Operating Conditions

- DC supply voltage
- Vcc VEE 3.14 to 3.46 V • Operating ambient temperature Ta –40 to +85 °C

Structure

Bipolar silicon monolithic IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram and Pin Configuration



Pin Description

Pin	Symbol	Typical pin	voltage [V]	Equivalent circuit	Description	
No.		DC	AC		Booonption	
1	Vcc4	3.3			Positive power supply for APC circuit.	
2	Vee4	0			Negative power supply for APC circuit.	
3	BiasAdj	1.5 to 0			Bias current setting.	
4	SBias	0mA to 2.5mA		3 260 10pF 30	Bias current setting or monitor.	
5	Bias	0mA to 60mA		VEE	Bias current output. Open collector output.	
6	Vee5	0			Negative power supply for bias circuit.	
7	Q	1.3 to 3.3	6mA to 30mA ^{*1} 6mA to 50mA ^{*2}	(7) (9)	Modulation current output. Open collector output.	
9	QBX	1.3 to 3.3	6mA to 30mA ^{*1} 6mA to 50mA ^{*2}	VEE VEE	Complementary current output. Q and QBX are not symmetrical output. Use Q output for laser diode.	
8	NC	—			No connected.	
10	VEE1	0			Negative power supply for driver circuit.	
11	Vcc1	3.3			Positive power supply for driver circuit.	
12	ТМ	1.5			Chip temperature monitor.	
13	DrvMon		0mA to 1.4mA	Vcc Modulation cur monitor. IQ is monitored connecting a re (Rmon) to this		
14	DrvAdj	0mA to 9mA		22.5 \$ 150 \$ A	Modulation current (IQ) setting.	

*1 Ta = -40 to 0°C

*2 Ta = 0 to +85°C

Pin	Symbol	Typical pin	voltage [V]	Equivalent circuit	Description
No.	Gymbol	DC	AC		Description
15	CompA			Vcc 180pF = 15 16 30pF 16	Modulation current driver compensation. Normally, connects 180pF capacitor
16	CompB			VEE 10k	between CompA and CompB pins.
17	Timer			Vcc Ctimer 100 2.1k 2.4k 2.4k 2.4k 10pF 220μA VEE	Capacitor connection for activity detector (IN_ALM) operation. This pin sets the period of inactive time for activity detector. Inactive time is controlled by connecting a capacitor to this pin.
18	ADCDis	VEE to Vcc (open)		Vcc 3.8k 35k 35k 35k 35k 35k 15μA VEE	Activity detector circuit control. High (connected to Vcc or open): Activity detector is disable. Low (connected to VEE): Activity detector is enable.
19	FFSel	VEE or open		Vcc $9k \leq 4.5k \leq 4.5k$ 19 W_{100k} $4.5k$ Vee $4.5k$	Input data D-FF selection control. High (open): FF not used (Through mode) Low (connect to VEE): FF used (FF mode)

-4-

Pin	Symbol	Typical pin	voltage [V]	Equivalent circuit	Description
No.		DC	AC		Decemption
20	ClkB		1.6 to 2.4	Vcc 20 21 Vcc 550 550 550 0 0 0 0 0 0 0 0 0 0 0 0 0	Differential PECL clock
21	Clk		1.6 to 2.4	(21) 200 400μA VEE	input.
22	Vee2	0			Negative power supply for data input circuit.
23	DB		1.6 to 2.4		Differential PECL data
24	D		1.6 to 2.4	200 10k 1mA 10k 300μA γ	input.
25	Vcc2	3.3		22 July 200	Positive power supply for data input circuit.
26	MaskSel	VEE or open		Vcc $9k \leq 4.5k \leq 4.5k$ 26 $1k$ 220 $2.2k$ $2.2k$	Alarm signal control for optical power output forced shutdown. High (open): Alarm signal is High for shutdown. Low (connect to VEE): Alarm signal stays Low for shutdown.
27	RSB	0.5		Vcc 100μA 28 28	Window comparator top/bottom threshold voltage for LD_ALARM. The alarm (fault) assert voltage can be set by
28	RS	2.0		27 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	the external resistor. Default voltages are RS equal to 2.0V and RSB equal to 0.5V. (Option)

Pin	Symbol	Typical pin	voltage [V]	Equivalent circuit	Description
No.	Symbol	DC	AC		Description
29	SDNB		0 to 3.3	V_{CC} (29) (30) (3	Complementary TTL input to disable the output current. (Shutdown input) When left open, High.
30	SDN		0 to 3.3	VEE	
31	Tset			Vcc 2.4k ≥ 2.4k 20pF Rset ≥ 70µА 220 ≥ 140 ≥	Output duty cycle control. This pin controls the falling edge of the input High pulse. Variable delay limit of that is from 0 to 1.0ns. Duty cycle is controlled by connecting a resistor value between Vcc and this pin.
32	Vref	1.7		Vcc 300 ≤ ≤300 32 2.4k≤ 9.1k VEE 1.9mA	Temperature compensated reference voltage for APC. Approximately 1.7V (Constant for VEE reference)
33	Vcc6	3.3			Positive power supply for alarm output circuit.
34	LDAIm		0.2 to 3.0		Activates when the fault is detected in the laser monitor diode
35	LDAImB		0.2 to 3.0	VEE VEE	circuit. (Pseudo LVTTL output)

Pin	Symbol	Typical pin	voltage [V]		Description
No.	Symbol	DC	AC	Equivalent circuit	Description
36	Vcc3	3.3			Positive power supply for signal detection circuit.
37	Vee3	0			Negative power supply for signal detection circuit.
38	WCompIn			Vcc 38 200 VEE VEE S50 S550 S550 RS 200 RSB 200 RSB	APC alarm signal control.
39	RsetPD			Vcc 300 ≥ 300 39 VEE	Monitor PD connection.
40	APCOut				APC operational amplifier output. This signal controls the bias adjust pins. (BiasAdj and SBias)

Electrical Characteristics

DC Electrical Characteristics

ltem	Symbol	Condition	Min.	Тур.	Max.	Unit
DC supply voltage	Vdc	Vcc – Vee	3.14	3.3	3.46	V
Supply current	lee	IQ = 0mA, IBIAS = 0mA	-80	-57		mA
Modulation output ourrest range	lq1	Ta = -40 to 0°C	6		30	
Modulation output current range	lq2	Ta = 0 to +85°C	6		50	mA
Modulation output voltage range	Vq		Vcc – 2		Vcc	V
Ratio of IQ vs. IQset	IQ vs IQset		4	6	9	
Bias output current range	Ів		0	_	60	mA
Bias output voltage range	Vв		Vcc – 2		Vcc	V
Ratio of IB vs. IBset	IB vs IBset		14	22	28	
ECL input High voltage	Veih		Vcc – 1.17		Vcc - 0.81	
ECL input Low voltage	Veil		Vcc - 1.84		Vcc - 1.48	
SDN, SDNB input High voltage	Vтін		2		Vcc	
SDN, SDNB input Low voltage	Vtil		0		0.8	V
LDA, LDAB output High voltage	Vтон	lin = -0.4mA	2.4		—	
LDA, LDAB output Low voltage	Vtol	lin = 2.0mA	_	_	0.5	
Reference bias voltage for OP Amp	Vref		1.5	1.7	1.9	
Operating current range of VREF	VREFdrv		-500		+500	μA

(Vcc = 3.14 to 3.46V, VEE = 0V, Ta = -40 to +85°C)

AC Electrical Characteristics

(Vcc = 3.14 to 3.46V, VEE = 0V, Ta = -40 to +85°C)

Symbol	Condition	Min.	Тур.	Max.	Unit
fdmax		622			Mbps
tr	Iq = 20mA, R∟ = 25Ω		200		D 0
tf	Iq = 20mA, R∟ = 25Ω		200		ps
tdelay	Data rate = 622Mbps	1.0			ns
ts_alm		20			
tsut_off				10	μs
tsut_on				100	
Ts		200			
Тн		200			ps
	fdmax tr tf tdelay ts_alm tsut_off tsut_on Ts	fdmaxfdmaxtr $IQ = 20mA, RL = 25\Omega$ tf $IQ = 20mA, RL = 25\Omega$ tdelayData rate = 622Mbpsts_alm	fdmax 622 tr $IQ = 20mA, RL = 25\Omega$ tf $IQ = 20mA, RL = 25\Omega$ tdelay Data rate = 622Mbps ts_alm 20 tsut_off 1 tsut_on 200	fdmax 622 fdmax $l_Q = 20mA, R_L = 25\Omega$ 200 tr $l_Q = 20mA, R_L = 25\Omega$ 200 tf $l_Q = 20mA, R_L = 25\Omega$ 200 tdelay Data rate = 622Mbps 1.0 ts_alm 20 20 tsut_off 10 10 Ts 200 10	fdmax 622 622 tr $l_Q = 20mA, R_L = 25\Omega$ 200 tf $l_Q = 20mA, R_L = 25\Omega$ 200 tdelay Data rate = 622Mbps 1.0 ts_alm 20 10 tsut_off 10 10 tsut_on 200 100

DC and AC Electrical Characteristics for OpAmp of APC Circuit

	•	(Vcc = 3.14 to 3	3.46V, Vee	= 0V, Ta	= -40 to	+85°C)
ltem	Symbol	Condition	Min.	Тур.	Max.	Unit
Input voltage range	Vin		1.2		2.8	V
Output voltage range	Vo		0.6		2	V
Input bias current	Ів		_	7	_	μA
Input offset voltage	Voff		_	2.5	_	mV
Input offset current	IOFF		_	0.7	_	μA
Input impedance	Zin		_	12	_	kΩ
Output drive current	lo		-5.0	_	1.0	mA
Through rate	SR		_	1.9	_	V/µs
Open loop gain	Av		_	55	_	dB
Unity gain band width	funit		_	20	_	MHz

Description of Each Function Block

1. Data Buffer, Clock Buffer

Data Buffer and Clock Buffer are comprised of the data buffer, clock buffer, DFF, MUX and delay generator. ECL/PECL data is input to the data buffer at a maximum data rate of 622Mbps. The input data DFF selection pin (Pin 19 FFSel) can select whether the input data is used in through mode or the signal which is corrected by the clock signal in the DFF is used. When the FFSel is open, the data becomes through mode, when the FFsel is connected VEE, the data becomes DFF mode.

And, this data is input to the delay circuit. The delay circuit adds a delay to the falling edge of the pulse up to a maximum of 1.0ns for the D input signal High pulse (Q output current pulse). The delay is set by an external resistor between the delay set pin (Pin 31 Tset) and Vcc. The relation between the High pulse width and the set resistance (Rset) is shown in Fig. 1.

The Vbb generator provides a reference bias current to the data buffer for AC coupling inputs.

2. Modulation Current Generator

This circuit modulates the laser diode and the modulation current can be set by feeding the current to the modulation current set pin (Pin 14 DrvAdj). The relation between the modulation current (I_Q) and the modulation set current (I_Qset) is shown in Fig. 2. There is also a modulation current monitor pin (Pin 13 DrvMon) that allows the IC user to monitor the modulation current by putting an external fixed resistor between Vcc and DrvMon pins, and the modulation current can be monitored by measuring the voltage of DrvMon pin. The relation between the modulation current (IQ) and the DrvMon current (Idrvmon) is shown in Fig. 7.

3. Laser Diode Bias Current Generator

This circuit is a very large current source capable of sourcing up to 60mA of bias current to the laser diode. The circuit is a 22 to 1 (for current – current setting) current mirror that can be controlled externally two ways.

The first method is to short BiasAdj (Pin 3) and SBias (Pin 4) together and inject a control current (IBset) into the two pins. Bias (Pin 5) is connected to the laser diode. Laser diode bias current vs. control current (IBset) characteristics is shown in Fig. 3.

The second method is to tie SBias (Pin 4) to Vcc and tune BiasAdj (Pin 3) with a voltage source. Varying the voltage at the BiasAdj pin will vary the current through the laser diode. Laser diode bias current vs. control voltage characteristics is shown in Fig. 4.

4. APC (Automatic Power Control) Circuit

The APC circuit is comprised of the window comparator, APC OpAmp, and laser diode alarm circuit.

The APC OpAmp is normally configured as an inverting integrator. The inverting input is connected to the photodiode that monitors the optical power output from the laser diode. The photodiode converts the optical power received from the laser diode to a current. The output of the OpAmp then drives the laser diode current bias adjust pin (BiasAdj), and the laser diode current bias set pin (SBias) is shorted to Vcc via a resistor. With the OpAmp configured as an inverting integrator, the OpAmp can tune the laser diode current inversely to the current in the photodiode. That is to say that if a Low current is detected by the photodiode the integrator output goes up causing more bias current to flow through the laser diode. If the photodiode current is High, the output of the OpAmp will go Low causing less bias current to flow through the laser diode.

When the output of the APC OpAmp (Pin 40 APCOut) is connected to the window comparator input pin (Pin 38 WCompIn), the function of the window comparator detects the voltage which is outside of the reference voltage range for each comparator (RS, RSB). When this happens, the comparator outputs cause the laser diode alarm output (LDAIm) to go High alerting the system that the laser diode current is in the outside of the range.

MaskSel pin to VEE.

The laser diode alarm output state can be controlled by the alarm signal control pin (Pin 26 MaskSel) for the optical power output forced shutdown. When the automatic shutdown is conducted and MaskSel pin is left open, the laser diode alarm output goes High. The laser diode alarm output is kept Low (disable) by connecting

5. Shutdown and Input Alarm Circuits

These circuits disable both the modulation current and the bias current under various conditions. The function block diagram for all of the shutdown mechanisms for the circuit is shown in Fig. 5.

The Shutdown circuit has complementary TTL input to disable the output current. Shown below is the desired truth table for the shutdown function.

SDN	SDNB	Output current
Low	Low	Off
Low	High	On
High	Low	Off
High	High	Off

The Activity detector (In_ALM) circuit is designed to detect the input data edge transition. If there is no input data transition over a certain period determined by the user (TACT), the Shutdown circuit is enabled, causing the modulation current and bias current to be shutdown. The Inactive time (TACT) is set by the external capacitor value between Timer (Pin 17) and Vcc. The relation between the Inactive time and Ctimer is shown in Fig.6.



Fig.5. Shutdown and In_ALM Functional Block Diagram

6. Others

Pay attention to handling this IC because its electrostatic discharge strength is weak. The Tset pin (Pin 31) should be connected to Vcc through a resistor. Do not leave this pin open or connect to Vcc directly.

(V) (v) 26 (30) (29) (28) (27 (25 (24)-(23 21 22 -/W/--/W/-(20) 1 Vbb Reference Gen. Generator D-FF _2k -∕₩ 31 -500 to +500µA MUX (32 Vref (19 V (18) (33) 17 In_ALM ╢ 0.1μF (\mathbf{v}) (-16 16 15 15 -0.4mA or +2.0mA 34 Duty Cycle Cont DRV V -(-Cont 14 36 (13) A (12) 38 1k ٧. -W (39 Bias ¥ ≹1k Circuit ¥ (11)40 Ń 7 8 (10) 2 5 6 9 3 4 0-(A)Α **≥**25 $\left(\mathsf{A} \right)$ A 0 to -2V A 3.14 to 3.46V \overline{m}

DC Electrical Characteristics Measurement Circuit

AC Electrical Characteristics Measurement Circuit



Application Circuit (at Vcc = 3.3V, VEE = 0V)



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Example of Representative Characteristics







Fig. 3. Bias current (IBIAS) vs. Bias adjust current (IBset) characteristics



Fig. 6. Input detection time vs. Ctimer characteristics



-ig. 2. Modulation current (lo) vs IQset characteristics



Fig. 4. Bias current (IBIAS) vs. Bias adjust voltage (VBset) characteristics



DrvMon current characteristics



Ch.1: 150mV/div Time Base: 500ps/div

Fig. 8. Electrical Output Waveform



Ch.2: 5.0mV/div Time Base: 500ps/div



Package Outline Unit: mm



NOTE : PALLADIUM PLATING This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).