

CXD1176Q

8-bit 20MSPS Video A/D Converter with Clamp Function

Description

The CXD1176Q is an 8-bit CMOS A/D converter for video use that features a sync clamp function. The adoption of a 2 step-parallel method realizes low power consumption and a maximum conversion speed of 20MSPS.

Features

- Resolution power: 8-bit ± 1/2LSB (DL)
- Maximum sampling frequency: 20MSPS
- Low power consumption: 60mW (at 20MSPS typ.) (Reference current excluded)
- Built-in sync type clamp function
- Built-in monostable multivibrator for clamp pulse generation
- Built-in sync pulse polarity selection function
- Clamp pulse direct input possible
- Built-in clamp ON/OFF function
- Built-in reference voltage self-bias circuit
- Input CMOS compatible
- 3-state TTL compatible output
- Single 5V power supply
- Low input capacity: 11pF
- Reference impedance: 330Ω (typ.)

Applications

TV and VCR digital systems and a wide range of applications where high-speed A/D conversion is required.

Structure

Silicon gate CMOS IC



Absolute Maximum Ratings (Ta = 25°C)

- Supply voltage VDD 7
- Reference voltage
- VRT, VRB
 VDD + 0.5 to Vss 0.5
 V

 • Input voltage
 VIN
 VDD + 0.5 to Vss 0.5
 V

 (Analog)
 V
 V
 V
 V
 V

V

- Input voltage VI VDD + 0.5 to Vss 0.5 V (Digital)
- Output voltage Vo VDD + 0.5 to Vss 0.5 V (Digital)
- Storage temperature
 - Tstg –55 to +150 °C

Recommended Operating Conditions

 Supply voltage 	AVdd, AVss	4.75 to 5.25	V
	DVDD, DVSS		
	DVss – AVss	0 to 100	mV
Reference inpu	t voltage		
	Vrb	0 to	V
	Vrt	to 2.7	V

- Analog input VIN 1.8Vp-p above
- Clock pulse width
 - Tpw1, Tpw0 22.5ns (min) to 1.1µs (max)
- Operating ambient temperature

Topr

–40 to +85 °C

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram and Pin Configuration



Pin Description

Pin No.	Symbol	Equivalent circuit	Description
1 to 8	D0 to D7		D0 (LSB) to D7 (MSB) output
9, 32	NC		NC pin
10, 11	DVdd		Digital +5V
12	CLK	DVbD 12 DVss	Clock input
13	SEL	DVDD (13) DVDD C DVSS	When SEL is at low, with the falling edge of Pin 14 (sync) as trigger, the monostable multivibrator generates clamp pulses. When SEL is at high, with the rising edge of Pin 14 (sync) as trigger, it generates clamp pulses.
14	Sync	DVDD (14) DVss	Trigger pulse input to the monostable multivibrator. Trigger polarity can be selected through Pin 13 (SEL).

Pin No.	Symbol	Equivalent circuit	Description
15	PW	DVDD (15) DVSS	When a clamp pulse is generated at the monostable multivibrator, the pulse width is determined by the external R and C. When the clamp pulse is directry input, it is input to Pin 15 (PW). The signal voltage of the low period is clamped. (Here, Pin 14 (sync) is fixed to either low or high.)
16, 19, 20	AVdd		Analog +5V
17	VRTS	AVDD	When shorted with VRT, generates approx. +2.6V.
18	VRT		Reference voltage (top)
24	VRB	AVss	Reference voltage (bottom)
21	Vin	AVDD (21) AVSS	Analog input
22, 23	AVss		Analog ground
25	VRBS	AVss 25	When shorted with VRB, generates approx. +0.5V.

Pin No.	Symbol	Equivalent circuit	Description
26	VREF		Clamp reference voltage input. Clamps to provide a clamp period input signal equal to the reference voltage.
27	ССР	AVDD (27) AVss	Integrates the voltage for clamp control. CCP and VIN voltage changes are in positive phase.
28, 31	DVss		Digital ground.
29	CLE	DVDD 29 CLAMP PULSE	When $\overline{\text{CLE}}$ is at low, clamp function is activated. When $\overline{\text{CLE}}$ is at high, clamp function is OFF and only the usual A/D converter function is active. By connecting $\overline{\text{CLE}}$ pin to DV _{DD} via a several hundred Ω resistance, the clamp pulse can be tested.
30	ŌĒ	30 DVDD 30 DVss	When \overline{OE} is at low, Data is output. When \overline{OE} ia at high, D0 to D7 pins turn to high impedance.

Digital Output

Correspondence between the analog input voltage and the digital output code is indicated in the chart below.

Input signal voltage	Step	Digital output code MSB LSB
Vrt Vrb	0 : 127 128 : 255	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$



 $\circ\,$: Points where analog signals are sampled.





Timing Chart. II

Electrical Characteristics

Analog characteristics

(Fc = 20MSPS, VDD = 5V, VRB = 0.5V, VRT = 2.5V, Ta = 25°C)

ltem	Symbol	Con	ditions	Min.	Тур.	Max.	Unit
Conversion speed	Fc	Ta = -40 to +8 VIN = 0.5 to 2.5	VDD = 4.75 to 5.25V Ta = -40 to +85°C VIN = 0.5 to 2.5V fIN = 1kHz ramp			20	MSPS
Analog input band width (–1dB)	BW	Envelope			18		MHz
Offeret	Еот	Potential differ	ence to VRT	-60	-40	-20	- mV
Offset voltage*1	Еов	Potential differ	Potential difference to VRB		+40	+60	
Integral non-linearity error	EL	- End point			+0.5	+1.3	- LSB
Differential non-linearity error	ED				±0.3	±0.5	
Differential gain error	DG	NTSC 40 IRE	mod ramp		1.0		%
Differential phase error	DP	Fc = 14.3MSP	S		0.5		deg
Aperture jitter	taj				30		ps
Sampling delay	tsd				4		ns
Oleman offenst welter as *2	F	VIN = DC,	Vref = 0.5V	0	+20	+40	- mV
Clamp offset voltage*2	Eoc	$PWS = 3\mu s \qquad V_{REF} = 2.5V$		-50	-30	-10	
Clamp pulse width (Sync pin input)	tcpw	C = 100pF, R = 130kΩ (15PIN)		1.75	2.75	3.75	μs
Clamp pulse delay	tcpd				25		ns

*1 The offset voltage EOB is a potential difference between VRB and a point of position where the voltage drops equivalent to 1/2 LSB of the voltage when the output data changes from "00000000" to "00000001". EOT is a potential difference between VRT and a potential of point where the voltage rises equivalent to 1/2LSB of the voltage when the output data changes from "11111111" to "11111110".

*2 Clamp offset voltage varies individually. When using with R, G, B 3 channels, color sliding may be generated.

DC characteristics

(Fc = 20MSPS, Vdd = 5V, Vrb = 0.5V, Vrt = 2.5V, Ta = 25°C)

Item	Symbol	C	onditions	Min.	Тур.	Max.	Unit
Supply current	IDD	Fc = 20MSF NTSC ramp			12	18	mA
Reference pin current	IREF			4.5	6.6	8.7	mA
Analog input capacitance	CIN	VIN = 1.5V +	0.07Vrms		11		pF
Reference resistance (VRT to VRB)	Rref			230	300	450	Ω
Calf biog I	VRB1	VRB and VF	RBS are shorted	0.48	0.52	0.56	V
Self-bias I	VRT1 to VRB1	VRT and VRTS are shorted		1.96	2.08	2.22	V
Self-bias II	VRT2	VRB = AGND VRT and VRTS are shorted			2.32		V
Disital input valtase	Viн	VDD = 4.75	to 5.25V	4.0			V
Digital input voltage	VIL	Ta = -40 to	+85°C			1.0	
Disital insut autrent	Іін		Vih = Vdd			5	
Digital input current	lı∟	VDD = max	VIL = 0V			5	μA
	Іон	OE = Vss	$V_{OH} = V_{DD} - 0.5V$	-1.1			A
	Iol	Vdd = min	Vol = 0.4V	3.7			mA
Digital output current	Іоzн	$\overline{OE} = VDD$	Voh = Vdd			16	
	lozl	Vdd = max	Vol = 0V			16	μA

Timing

 $(Fc = 20MSPS, V_{DD} = 4.75 \text{ to } 5.25V, V_{RB} = 0.5V, V_{RT} = 2.5V, Ta = -40 \text{ to } +85^{\circ}C)$

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Output data delay	TDL	with TTL 1 gate and 10pF load		18	30	ns
Tri-state output enable time	tрzн tpzl	$\frac{R_L}{OE} = 1k\Omega, C_L = 20pF$ ${OE} = 3V \rightarrow 0V$	2.5	6	10	ns
Tri-state output disable time	tрнz tplz	$\frac{R_L}{OE} = 1k\Omega, C_L = 20pF$ $\frac{OF}{OE} = 0V \rightarrow 3V$	8	18	30	ns

Electrical Characteristics Measurement Circuit



 $\frac{1}{1}$

777

 \overline{T}

7/7

Application Circuit

(1) Case where clamp pulse is directry input (self-bias used)



(2) Example where pedestal clamp is executed by sync pulse (self-bias used)



* The clamp pulse is latched by the ADC sampling clock, but that is not necessary for clamp basic operation. However, slight beat may be generated as vertical sag according to the relation between the sampling frequency and clamp pulse frequency.

At such time, the latch circuit is effective. (See Notes on Operation (5).)

(3) Digital clamp (self-bias used)



(4) When clamp is not used (self-bias used)



8-bit 20MSPS ADC and DAC Evaluation Board

Evaluation boards are available for the high speed, low power consumption CMOS converters, CXD1176Q (8-bit 20MHz A/D) and CXD1171M (8-bit 40MHz D/A).

The evaluation board is composed of a main board common to either type, to which is added sub board CXD1176Q or sub board CXD1171M. The junction is made through a socket.

To the main board are mounted an input interface, clock buffer and latch. To each of the sub boards is mounted CXD1176Q and CXD1171M respectively. Those IC's are mounted according to recommended print patterns designed to provide maximum performance to the A/D and D/A converters.

Block Diagram



Characteristics

- Resolution
- Maximum conversion rate 20MHz
- Digital input level
 CMOS level
- Supply voltage

 $\pm 5.0V$ (Single +5V power supply possible at self bias use)

Supply voltage

Item	Min.	Тур.	Max.	Unit
+5V -5V			150 20	mA

8bit

Clock input

CMOS compatible

Pulse width Tcw1 22.5ns (min) Tcw0 22.5ns (min)

Analog Output (CXD1171M)

(R∟ > 10kΩ)

Item	Min.	Тур.	Max.	Unit
Analog output	1.9	2.0	2.1	V

Output Format (CXD1176Q)

The table shows the output format of AD Converter.

Analog input voltage	Step	Digital output code MSB LSB
Vrt	0 127 128	1 1 1 1 1 1 1 1 1 : 1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1
: Vrb	255	000000000

Timing Chart



Item	Symbol	Min.	Тур.	Max.	Unit
Clock High time	TPW1	25			ns
Clock Low time	TPW0	25			ns
Clock Delay	Tdc			24	ns
Data delay AD	t PD (AD)		18	30	ns
Data delay (latch)	tod			5	ns
Set up time	ts	5			ns
Hold time	th	10			ns
Data delay DA	t PD (DA)		10		ns





CMOS ADC/DAC Peripheral Circuit Board (Sub Board)



List of Parts

resistance		transistor		
R1	= 100kΩ	Q1	2SC2785	
R2	75Ω	Q2	2SC2785	
R3	75Ω	Q3	2SC2785	
R4	510Ω			
R5	510Ω	IC		
R6	510Ω	IC1	74S174	
R7	$R = 200\Omega$	IC2	74S174	
R8	18R ≈ 3.3kΩ	IC3	74S04	
R9	75Ω			
R10	75Ω	oscillator		
VR1	2kΩ	OSC		
VR2	2kΩ			
VR3	20kΩ	others		
VR4	20kΩ	connector	BNC071	
VR5	20kΩ	SW	AT1D2M3	
capacitance				
C1	470µF/6.3V (chemical)			
C2	10µF/16V (chemical)			
C3	0.01µF			
C4	0.01µF			
C5	0.1µF			
C6	0.1µF			
C7	0.1µF			
C8	0.1µF			
C9	0.1µF			
C10	0.1µF			
C11	47µF/10V (chemical)			

C12 47μF/10V (chemical) C13 47μF/10V (chemical)

C14 0.1µF

Adjustment

- Vref adjustment (VR1, VR2)
 Adjustment of A/D converter reference voltage. VRB is adjusted through VR1 and VRT through VR2. When self-bias is used, there is no need for adjustment. Reference voltage is set through self-bias delivery.
- Setting of clamp reference voltage (VR3) Clamp reference voltage is set.
- DAC output full-scale adjustment (VR4)
 Full-scale voltage of D/A converter output is adjusted at the PCB shipment, the full-scale voltage is adjusted to approx. 2V.
- Sync (clamp) pulse interface (VR5)
 This adjustment enables interface with the signal generator and others at the PCB shipment, adjustment is performed to obtain a threshold of approx. 2.5V to an H sync of 0 to 5V.

5. OE, SEL, Sync, BLK, CLE, Sync INT

The following pins are set on the main board: \overline{OE} , SEL, Sync, \overline{CLE} , Sync INT (CXD1176Q) and BLK (CXD1171M). For the pins function, refer to the specifications. The difference between Sync pin and Sync INT pin is that you input a horizontal synchronizing signal above 3.5Vp-p Sync INT pin. The pulse threshold is set through VR5. For input through Sync pin, pulse is input at TTL or CMOS level. In this case cut off the junction line between Sync and Sync INT pin.

At the PCB shipment the main board pins are set as follows.

- OE ... Low (A/D output ON)
- SEL ... Low (Pulse generated with Sync falling edge as trigger)
- Sync ... Line junction with Sync INT pin
- CLE ... Low (Clamp function ON)
- BLK ... Low (Blanking OFF)
- 6. Clamp pulse input method

One method, as shown in Application Circuit examples (1) and (2), is to directry input the clamp pulse. The other is to use the built-in monostable multivibrator. The method is selected through SW1. At the PCB shipment it is set to direct input. To use the built-in monostable multivibrator, it is necessary to mount on the CXD1176Q sub board, R and C that determine pulse width.

(Ex. R = 130k, C = 100p, Tpw = 2.75µs Typ.)

Points on the PCB Pattern Layout

- 1. Set the layout not to have Digital current flow into Analog GND (Part 1). (For 1, See p. 21 Component side diagram.)
- 2. At CXD1176Q sub board, C₂ and C₃ capacitors serve the important role of bringing out CXD1176Q's full performance.

There are over $0.1\mu F$ (ceramic) capacitors with good high frequency characteristics. Layout as close to the IC as possible.

- Analog GND (AVss) and Digital GND (DVss) are on a common voltage and power source. Keeping ADC's DVss (Part 2) as close as possible to the voltage supply source will provide better results. That is, a layout where ADC is close to the voltage supply source, is recommended. (For 2, see p. 21 Component side diagram.)
- 4. ADC samples analog signals at the clock falling edge point. Accordingly clocks supplied to ADC should not have any jitter.
- 5. The PCB layout shows ADC and DAC's Analog GND independently from the voltage generating source. On this PCB, the layout aims at providing an independent evaluation of ADC and DAC, as much as possible. On the actual board, common use will not cause any problems.

Notes on Operation

1. Reference voltage

Shorting VRT and VRTS, VRB and VRBS will activate the self-bias function that generates VRT = 2.6V and VRB = 0.5V. On the PCB, either self-bias or the external reference voltage can be selected depending on the junction method of the jumper line. At shipment from the factory, reference voltage is provided in self-bias. Also, to provide external reference voltage, adjust the dynamic range (VRT – VRB) to above 1.8Vp-p.

2. Clock input

There are 2 modes for the PCB clock input

- 1) Provided from the external signal generator. (External clock)
- 2) Using the crystal oscillator (built-in clock driver). (Internal clock)

The 2 modes are selected using the switch on the PCB.

- 3. The 2 Latch IC's (74S174) are not absolutely necessary for the evaluation of ADC and DAC. That is, operation will still be normal if ADC output data is directly input to DAC input. However, as ADC output data is hardly ever D/A converted without executing Digital signal processing, it was mounted to indicate an example layout of Digital signal processing IC.
- 4. When clamp is not used

Turning $\overline{\text{CLE}}$ to H will set OFF the clamp function. In this case, the DC element is cut off by means of C₂ on the main board and DC voltage on the ADC side of C₂ turns to about 1/2 (V_{RT} + V_{RB}). To transfer DC elements of input signals, short C₂. At that time, it is necessary to bias input signals, but keeping R₂ open, Q₃ can also be used as buffer. Use the open space for the bias circuit.

5. Clamp pulse latch

On the evaluation board, the clamp pulse is latched with ADC sampling CLK and then input to either PW pin or Sync pin. This is to minimize Vsag due the synchronizing of noise and clamp pulse beat elements with GND sampling clock around ADC. If there are no problems with Vsag, latch is not necessary.

6. Peripheral through hole

There is a group of through holes on the Analog input, output and Logic. There are to be used when mounting additional circuits to the PCB. Use when necessary.

The connector hole on DAC part is used to mount the test chassis and the mount jack.

Latch Up Prevention

The CXD1176Q is a CMOS IC which requires latch up precautions. Latch up is mainly generated by the lag in the voltage rising time of AV_{DD} (Pins 16, 19 and 20) and DV_{DD} (Pin 10 and 11), when power supply is ON.

1. Correct usage

a. When analog and digital supplies are from different sources



b. When analog and digital supplies are from a common source

(i)



(ii)



- 2. Example when latch up easily occurs
 - a. When analog and digital supplies are from different sources



b. When analog and digital supplies are from a common source

(i)



(ii)





Soldering Side (Diagram seen from the component side)



Package Outline Unit: mm



32PIN QFP (PLASTIC)

SONY CODE	QFP-32P-L01
EIAJ CODE	*QFP032-P-0707-A
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	0.2g