

# CXD2073Q

# **Digital Comb Filter (NTSC)**

#### Description

The CXD2073Q is an adaptive comb filter compatible with NTSC system, and provide high-precision Y/C separation with a single chip.

#### Features

- Y/C separation by adaptive processing
- Horizontal aperture compensation circuit
- 8-bit A/D converter (1 channel)
- 8-bit D/A converter (2 channels)
- One 1H delay line
- 4 PLL
- Clamp circuit

#### Absolute Maximum Ratings (Ta = 25°C, Vss = 0V)

<ul> <li>Supply voltage</li> </ul>	DVdd	Vss – 0.5 to +7.0	V
	DAVD	Vss – 0.5 to +7.0	V
	ADVD	Vss – 0.5 to +7.0	V
	PLVD	Vss – 0.5 to +7.0	V
<ul> <li>Input voltage</li> </ul>	Vi \	/ss - 0.5 to VDD +0.5	5 V
<ul> <li>Output voltage</li> </ul>	Vo ۱	/ss - 0.5 to Vod +0.5	5 V
Operating temperat	ure		
	Topr	-20 to +75	°C
Storage temperatur	е		
	Tstg	-55 to +150	°C
Recommended Ope	rating C	onditions	
<ul> <li>Supply voltage</li> </ul>	DVdd	$5.0 \pm 0.25$	V
	DAVD	$5.0 \pm 0.25$	V
	ADVD	$5.0 \pm 0.25$	V

**PLVD** 

Topr

Operating temperature

 $5.0 \pm 0.25$ 

-20 to +75



#### Structure

Silicon gate CMOS IC

# Applications

Y/C separation for color TVs and VCRs

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

V

°C

# Pin Configuration (Top View)



# **Block Diagram**



# **Pin Description**

Pin No.	Symbol	I/O	Description	
1	ADIN	1	Comb filter analog input (A/D converter input)	
2	ADVS	· _	Analog ground for A/D converter	
3	ADVD		Analog power supply for A/D converter (+5V)	
4	ACO	0	Analog chroma signal output	
5	NC	_	Leave this pin open.	
6	DAVD		Analog power supply for D/A converter (+5V)	
7	AYO	0	Analog luminance signal output	
8	DAVS		nalog ground for D/A converter	
9	VRF	1	D/A converter VRF (reference voltage). Sets the full-scale value for D/A converter.	
10	VG	0	Connect to DAVD via a capacitor of approximately 0.1µF.	
11	VB	0	Connect to DAVS via a capacitor of approximately 0.1µF.	
12	IRF	0	Connect a resistor of 16 times (16R) that of the output resistor "R" of AYO pin.	
13	INIT	-	Test. Normally, fix to Low.	
14	MOD2	I	Y/C separation status setting pins MOD2 MOD1 L L Adaptive processing mode	
15	MOD1	I	L H BPF separation fixed mode H L Y through mode H H Simple comb mode	
16	APCN	I	Aperture compensation switching L: Aperture compensation OFF H: Aperture compensation ON	
17	TST3	0	Test. Normally, leave this pin open.	
18	DVss	—	Digital ground	
19	DVdd		Digital power supply (+5V)	
20	NC	—	Leave this pin open.	
21	DVdd	—	Digital power supply (+5V)	
22	DVss	—	Digital ground	
23	TST2	0	Test. Normally, leave this pin open.	
24	TST1	I	Test. Normally, fix to Low.	
25	FIN	I	FSC clock input. Input burst-locked fsc when PLL is used. Input burst-locked 4fsc when PLL is not used.	
26	CKSL	I	<ul> <li>PLL control.</li> <li>L: Clock, which is input to FIN, is supplied internally when PLL is not used.</li> <li>H: 4fsc of VCO oscillation output is supplied to internal clock when PLL is used.</li> </ul>	
27	СРО	0	Phase comparison output for built-in PLL. Leave this pin open when PLL is not used.	
28	VCV	I	Built-in VCO oscillation control voltage input. Connect to PLVS when PLL is not used.	
29	PLVD		PLL power supply (+5 V)	
30	PLVS		PLL ground	
31	CLPEN	I	Clamp enable L: Clamp function is enabled. H: Clamp function is disenabled.	
32	CLPO	0	Connect to ADIN when clamp circuit is used. Leave this pin open when clamp circuit is not used.	

**Electrical Characteristics** 

 $(V_{DD} = 5 \pm 0.25V, V_{SS} = 0V, Ta = -20 \text{ to } +75^{\circ}C)$ 

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
	DVdd				5.25	V
Cumply vales as	ADVD		4.75			
Supply voltage	DAVD	1 —	4.75	5.0		
	PLVD					
Operating temperature	Topr	—	-20	_	+75	°C
Supply current	IDD	Clock 14MHz	—	_	60	mA
High level input voltage	Viн	CMOS level	VDD  imes 0.7	_	Vdd	V
Low level input voltage	VIL	CMOS level	Vss	_	VDD  imes 0.3	V
High level output voltage	Voн	Іон = –2mA	Vdd - 0.8	_	Vdd	V
Low level output voltage	Vol	IoL = 4mA	Vss		0.4	V
Logical Vth	LVth		—	Vdd/2	_	V
Input voltage	Vin	FIN (Pin 25)	0.5		Vdd	Vp-p
Feedback resistor	Rfb	1	250k	1M	2.5M	Ω

# **A/D Converter Characteristics**

 $(V_{DD} = 5V, Ta = 25^{\circ}C, f = 10MHz)$ 

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Resolution	n		—	8	_	bit
Max. conversion speed	fmax		14.3	_	_	MSPS
Analog input band width	BW	–3dB	_	18	_	MHz
lument bing	воттом		0.48	0.52	0.56	V
Input bias	TOP – BOTTOM		1.96	2.08	2.22	V
Output data delay	tpd		_	_	45	ns
Differential linearity error	ED		-1.0	_	+1.0	LSB
Integral linearity error	EL		-3.0		+3.0	LSB

#### **D/A Converter Characteristics**

(VDD = 5V, VRF = 2V, IRF =  $3.3k\Omega$ , R =  $200\Omega$ , Ta =  $25^{\circ}$ C, f = 10MHz)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Resolution	n		_	8	_	bit
Max. conversion speed	fmax		14.3	_	_	MSPS
Differential linearity error	ED		-0.8	_	+0.8	LSB
Integral linearity error	EL		-2.0	_	+2.0	LSB
Output full-scale voltage	VFS		1.805	1.90	1.995	V
Output full-scale current	IFS		_	9.5	15	mA
Output offset voltage	Vos		_	_	1.0	mV
Precision guaranteed output voltage range	Voc	_	1.8	_	2.1	V

# Clamp

 $(V_{DD} = 5V, Ta = 25^{\circ}C, f = 10MHz)$ 

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Clamp level <sup>*1</sup>	CLV		_	0.67		V

\*1 Sync tip clamp

# **Description of Functions**

• Horizontal aperture compensation

Compensates aperture degradation accompanied by D/A conversion.

This compensation is effective for the following modes; adaptive processing, Y through, and simple comb modes.

Adaptive processing mode

This mode detects interline correlation, switches between comb filter processing and BPF processing, and operates Y/C separation.

• Y through mode

The composite video signal input from ADIN (Pin 1) is A/D converted. It is also D/A converted, and then output from AYO (Pin 7).

At this time, the output of ACO (Pin 4) is the same output as that of adaptive processing mode.

BPF mode

C signal is generated by passing composite video signal through BPF.

Y output is a signal in which the C signal generated is subtracted from input composite video signal.

• Simple comb mode

Y/C separation is operated by the comb filter processing forcibly.

Modes	MOD1 (Pin 15)	MOD2 (Pin 14)
Adaptive processing mode	L	L
Y through mode	L	н
BPF mode	Н	L
Simple comb mode	Н	Н

# **Application Circuit for D/A Converter**



#### Method of selecting output resistance

The CXD2073Q has a built-in current output-type D/A converter. To obtain the output voltages, connect resistors to AYO and ACO pins.

 $VFS = IFS \times R$ 

Here, VFS is output full-scale voltage, IFS is output full-scale current, and R is the output resistance connected to each IO.

In addition, connect a resistance of 16 times the output resistor to the reference current pin IRF. In the case where the value comes to be impractical, use a value of resistance as close to the value calculated as possible. At that time,

VFS = VRF  $\times$  16  $\times$  R/R'.

R is the output resistance connected to each IO, R' is the resistance connected to IRF, and VRF is the VRF pin voltage. Power consumption can be reduced by using higher resistance values, but then glitch energy and data settling time increase contrastingly. Select optimum resistance values according to the system applications.

In case of the circuit above, VFS = 2 [V]  $\times$  16  $\times$  0.2k/3.3k  $\approx$  1.93 [V], IFS = 1.93/0.2k  $\approx$  9.65 [mA].

#### Notes on Operation

• Power supply, ground

Separate the analog and digital systems around the device to reduce noise effect. Both analog and digital VDD are respectively bypassed to Vss as close to these VDD and Vss pins as possible through ceramic capacitors of approximately  $0.1\mu$ F.

Also, layout the power supply and ground pattern of the board substrate as wide as possible to lower impedance.

Clock

Use the burst-locked clock. Separate the clock line on the board substrate as far as possible from analogrelated pins, analog power supply, and analog ground.

# **External Connection**



#### **Selected Pins**

Pin No.	Symbol	н	L	
		Combination of MOD1 and MOD2 (MOD1, MOD2) = (L, L) Normal mode		
14	MOD2		(L, H) Y through mode	
15	MOD1		(H, L) BPF mode	
		(L, H) Simple comb mode		
16	APCN	Horizontal aperture compensation ON Horizontal aperture compensation		
26	CKSL	Internal quadruple PLL is used Internal quadruple PLL is not use		
31	CLPEN	Internal clamp is not used	Internal clamp is used	

# **Application Circuit**

(1) In case that fsc is used as clock



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

(2) In case that 4fsc is used as clock



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Package Outline Unit: mm

32PIN QFP (PLASTIC)





SONY CODE	QFP-32P-L01
EIAJ CODE	*QFP032-P-0707-A
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	0.2g