

CXD2311AR

10-bit 20MSPS Video A/D Converter

Description

The CXD2311AR is a 10-bit CMOS A/D converter for video applications. This IC is ideally suited for the A/D conversion of video signals in TVs, VCRs, camcorders, etc.

Features

- Resolution: 10-bit ± 1.0 LSB (D.L.E.)
- Maximum sampling frequency: 20MSPS
- Low power consumption: 130mW (at 20MSPS typ.) (Not including reference current)
- TTL compatible input
- Tri-state TTL compatible output (DVDD = 3.3V)
- Low input capacitance
- Reference impedance: 280Ω (typ.)

Absolute Maximum Ratings (Ta = 25°C)

 Supply voltage 	Vdd	7	V
 Reference voltage 	VRT, VRB	VDD + 0.5 to Vss – 0.5	V
 Input voltage (analog) 	Vin	VDD + 0.5 to Vss – 0.5	V
 Input voltage (digital) 	Vih, Vil	VDD + 0.5 to Vss – 0.5	V
 Output voltage (digital) 	Voh, Vol	VDD + 0.5 to Vss – 0.5	V
 Storage temperature 	Tstg	-55 to +150	°C

Recommended Operating Conditions

 Supply voltage 	AVdd, AVss	5.0 ± 0.25	V
	DVDD, DVSS	3.0 to 5.25	V
	DVss – AVss	0 to 100	mV
 Reference input voltage 	VRB	More than 1.8	V
	VRT	to AVDD - 0.4	V
 Analog input 	Vin	More than 1.8Vp-p	
 Clock pulse width 	TPw1	25 (min.)	ns
	Tpw0	25 (min.)	ns
Operating ambient temper	ature		
	Topr	-20 to +75	°C



Structure

Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Configuration



Pin Description

Pin No	Symbol	Equivalent circuit	Description
1 to 5 8 to 12	D0 to D9	DVDD	D0 (LSB) to D9 (MSB) output.
13	то		Test pin. TS = High: High impedance state
7, 45	DVdd		Digital Vod.
6, 16, 48	DVss		Digital Vss.
27, 28, 36, 43, 44	AVss		Analog Vss.
17	SEL	AVDD A I7 AVss V	Calibration input pulse select after completion of the startup calibration. High : Internal pulse generation Low : External input
22	CLK		Clock pin.
41	CAL	AVDD A 41 AVSS V	Calibration pulse input.
15	RESET	AVDD AVDD AVDD AVSS V	Calibration circuit reset and startup calibration restart.

Pin No.	Symbol	Equivalent circuit	Description
14	TIN		Test signal input. Normally fixed to AVDD or AVss.
29, 30	VRT	AVDD (29) (2))	Reference top.
34, 35	VRB		Reference bottom.
38	AT		Test signal output. TS = High: High impedance state
42	тѕ		Test signal input. Normally fixed to AVDD.
37	TSTR		Test signal input. Normally fixed to AVss.
23	ŌĒ	AVDD 23 AVSS V	D0 to D9 output enable. Low : Output state High : High impedance state
24	CE	AVDD (24) AVSS AVSS	Chip enable. Low : Active state High : Standby state

Pin No.	Symbol	Equivalent circuit	Description
19	TESTMODE	AVDD AVDD AVSS AVSS	Test mode. High : Output state Low : Output fixed
20	LINV		Output inversion. High : D0 to D8 are inverted and output.
21	MINV	AVDD (21) AVSS AVSS	Output inversion. High : D9 is inverted and output.
18, 25, 26	AVdd		Analog Vdd.
39	Vin	AVDD 39 AVss V	Analog input.

Digital Output

The following table shows the correlation between the analog input voltage and the digital output code (TESTMODE = 1, LINV, MINV = 0)

Input signal voltage	Step	Digital output code MSB LSB
VRT	0	1 1 1 1 1 1 1 1 1 1 1
	511 512	1 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
VRB	1023	0000000000

The following table shows the output state for the combination of TESTMODE, LINV, and MINV states.

TESTMODE	LINV	MINV	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9
1	0	0	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р
1	1	0	N	N	Ν	N	Ν	Ν	N	N	N	Р
1	0	1	Р	Р	Р	Р	Р	Р	Р	Р	Р	N
1	1	1	N	N	Ν	N	Ν	Ν	N	N	N	N
0	0	0	1	0	1	0	1	0	1	0	1	0
0	1	0	0	1	0	1	0	1	0	1	0	0
0	0	1	1	0	1	0	1	0	1	0	1	1
0	1	1	0	1	0	1	0	1	0	1	0	1

P: Forward-phase output N: Inverted output



Item		Symbol	Co	onditions	Min.	Тур.	Max.	Unit
Max. conversion r	ate	Fc max	FIN = 1.0kHz	<u></u>	20			MSPS
Min. conversion ra	ate	Fc min	triangular wave input				0.5	
Supply A	nalog	IAdd	FIN = 1.0kHz	2	16	23	30	
current D	ligital	IDdd	triangular wave input			3.0	5.0	mA
Standby A	nalog	IAst	$\overline{CE} = High$				1.0	1
current D	igital	IDst		F			1.0	μA
Reference pin our	ront	Irt			5.0	7.0	11.0	m۸
Reference pin cur	Tent	Irb		-	-11.0	-7.0	-5.0	mA
Analog input band	k	BW	–1dB			35		MHz
Analog input capa	acitance	CIN				10		pF
Reference resistat (VRT – VRB)	nce value	Rref			180	280	380	Ω
Offset voltage		Еот	Eot = theore measured va	etical value-actual alue	-22	8	28	mV
Unset voltage		Еов	EOB = actua theoretical v	al measured value- alue	-18	12	42	
Startup calibration	n start	VCAL1	AVDD – AVss			2.5		v
voltage		VCAL2	VRT – VRB			1.0		
Digital input voltag	A	Viн	AVpd = 4.75	V to 5.25 V	2.3			v
Digital input voltag	JC	Vil	XV00 - 4.75	10 0.201			0.8	v
Analog input curre	ant	Аін	$V_{IN} = 4V$			30	50	μA
Analog input curre	5110	Ail	$V_{IN} = 2V$		-50	-10		μΛ
Digital input curre	nt	Ін	DVDD = max	Vih = DVdd			5	μA
Bigital input ourier		lı∟	D V DD - Max	VIL = 0V			5	μ.,
Digital output curre	ent	Іон	$\overline{OE} = AVss$	Vон = DVdd – 0.5V	3.5			mA
	on	lo∟	$DV_{DD} = min$	VOL = 0.4V	3.5			
Digital output curre	ent	Іоzн	$\overline{OE} = AVDD$	Voн = DVdd			1	μA
Bigital output outp	on	loz∟	DVDD = max	Vol = 0V			1	μπ
Tri-state output dis	sable time	t PEZ	Clock not synchronized for active \rightarrow high impedance		20	25	30	ns
Tri-state output er	nable time	t PZE	Clock not synchronized for high impedance \rightarrow active		10	15	20	ns
Integral non-linear	rity error	EL				±1.3	±2.0	
Differential non-line	earity error	ED		-		±0.5	±1.0	LSB
Differential gain er	rror	DG	NTSC 40 IRE mod			1.0		%
Differential phase	error	DP	ramp, $Fc = 14.3MSPS$			0.3		deg
Output data delay	,	t _{DL}	C∟ = 20pF		8	13	18	ns
		tsн			0	6		
Sampling delay		ts∟				2	4	ns

Electrical Characteristics (Fc = 20MSPS, AVDD = 5V, DVDD = 3.3V, VRB = 2.0V, VRT = 4.0V, Ta = 25°C)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
		Fin = 100kHz		56		
		FIN = 500kHz		56		
SNR	SNR	FIN = 1MHz		56		dB
		FIN = 3MHz		55		uв
		FIN = 7MHz		50		
		FIN = 10MHz		46		
		FIN = 100kHz		68		
		FIN = 500kHz		67		
SFDR	SFDR	FIN = 1MHz		65		dB
		FIN = 3MHz		65		uв
		FIN = 7MHz		54		
		Fin = 10MHz		53		

Application Circuit 1. Startup calibration + internal auto calibration



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.



Application Circuit 2. Startup calibration + external sync calibration

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Application Circuit 3. Only startup calibration

(Less than supply voltage fluctuation range of $AV_{DD} = \pm 100 \text{mV}$ and reference voltage fluctuation range of |VRT - VRB| = 200 mV)



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

1. Calibration Function

In order to achieve superior linearity, the CXD2311AR has a built-in calibration circuit. In order to eliminate the necessity for the externally input calibration pulse required by the earlier CXD2311R, a startup calibration function and an auto calibration pulse generation function have been newly added to the CXD2311AR. Fig. 1 shows a block diagram of the calibration pulse generation circuit.



Fig. 1. Calibration Pulse Generation Circuit

(1) Startup Calibration Function

Over 600 calibration pulses are needed to complete the initial calibration process when the power is first supplied to the IC. The startup calibration function automatically generates these pulses internally and completes the initial calibration process.



The following five conditions must be satisfied to initiate the startup calibration function.

- a) The voltage between AVDD and AVss is approximately 2.5V or more.
- b) The voltage between VRT and VRB is approximately 1V or more.
- c) The RESET pin (Pin 15) must is high.
- d) The CE pin (Pin 24) must is low.
- e) Condition b is met after condition a.

Once all five of these conditions have been met, the calibration pulses are generated. The pulses are generated by counting 16 main clock cycles on a 14-bit counter and closing the gate when the carry-out occurs. Therefore, the time required for startup calibration after the above five conditions have been met is determined by the following formula:

Startup calibration time = main clock cycle \times 16 \times 16,384

For example, if the main clock frequency is 14.3MHz, the time required for startup calibration is 18ms.

(2) Auto Calibration Pulse Generation Function

After startup calibration is completed, this function periodically generates calibration pulses so that calibration can be performed constantly without any need for input of calibration pulses from an external source. This function counts 16 main clock cycles on a 24-bit counter and uses the carry-out as the calibration pulse. The cycle of the calibration pulse generated in this fashion is as follows:

Internal calibration pulse generation cycle = main clock cycle \times 16 \times 16,777,216

Therefore, if the main clock frequency is 14.3MHz, the calibration pulse cycle is approximately 19 seconds; since calibration is performed once every seven pulses, the calibration cycle is approximately 130 seconds. In order to use this function, the SEL pin (Pin 17) must be high.

Note that this function cannot be used if fixing the lower bits in the calibration operation as described below will cause problems because this function is executed asynchronously without regard to the input signals.

(3) External Calibration Pulse Input Function

If the auto calibration function cannot be used, calibration can be performed in synchronization with the input signals when a calibration pulse is input from the CAL pin (Pin 41) by setting the SEL pin (Pin 17) low.



Fig. 2. Calibration Timing Chart

Calibration starts when the falling edge of the pulse input to the CAL pin (Pin 41) is detected. Because the lower comparator is occupied for four clock cycles at this point, the previous lower data is held for four clock cycles after seven clock cycles since the rising edge of the clock cycle in which the falling edge of CAL was detected. Calibration can be performed outside of video intervals by using the sync signal, etc., to input the CAL signal. An example of this is shown below.

[1] Inputting CAL every H-sync



[2] Inputting CAL every V-sync



It is also possible to use only the startup calibration function by leaving the SEL pin (Pin 17) low and fixing the CAL pin (Pin 41) either high or low. Note that this method requires restriction of the fluctuation range of the supply voltage and the reference voltage.

(4) Re-initiating the Startup Calibration Function

The startup calibration function can be re-initiated after the power and reference voltage are supplied by using the CE pin (Pin 24) and the RESET pin (Pin 15). Particularly in cases where the riseup characteristics of the power supply and the reference voltage are unstable or the order of the riseup is not kept, it is possible to initiate startup calibration properly by connecting a CR and delaying startup until after power supply riseup.



Fig. 3. Initiation of the Startup Calibration Function Using the RESET pin

2. Power supply

To prevent the influence of noise, connect the power supply to a 0.1μ F by-pass capacitor as near the device as possible.

3. DVDD

Either a 3.3V or 5.0V digital power supply can be used. Compared to the 5.0V power supply, the 3.3V power supply generates a decreased amount of radiation noise but offers a decreased drive capacity. These two power supplies do not virtually differ in static and dynamic characteristics. Further, the High output level rises up to DV_{DD}.

4. Reference input

The voltage to be supplied to the reference pins must be driven by a buffer having a 10mA or more drive capacity. For supplied voltage stabilization, connect the buffer to a 0.1μ F by-pass capacitor as near the pins as possible.

5. Latch-up

Ensure that the AV_{DD} and DV_{DD} pins share the same power supply on a board to prevent latch-up which may be caused by power ON time-lag.

6. Board

To obtain full-expected performance from this IC, be sure that the mounting board has a large ground pattern for lower impedance. It is recommended that the IC be mounted on a board without using a socket to evaluate its characteristics adequately.

Example of Representative Characteristics





Output data delay vs Ambient temperature



Input frequency vs. SNR



Input frequency vs. Effective bits





Sampling delay vs. Ambient temperature



Package Outline Unit: mm

48PIN LQFP (PLASTIC)







S

DETAIL B: SOLDER

DETAIL A

NOTE: Dimension "*" does not include mold protrusion.

PACKAGE STRUCTURE

SONY CODE	LQFP-48P-L01
EIAJ CODE	P-LQFP48-7x7-0.5
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.2g

Package Outline Unit: mm

48PIN LQFP (PLASTIC)



0° to 10°

DETAIL A

NOTE: Dimension "*" does not include mold protrusion.

DETAIL B: PALLADIUM

PACKAGE STRUCTURE

SONY CODE	LQFP-48P-L01
EIAJ CODE	P-LQFP48-7x7-0.5
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	PALLADIUM PLATING
LEAD MATERIAL	COPPER ALLOY
PACKAGE MASS	0.2g