

# **CXD2401R**

# **Electronic Iris Control IC**

#### Description

The CXD2401R is an IC which performs electronic iris control by applying a CCD electronic shutter.

#### Features

- Electronic iris control drive
- Generates system clocks in response to the CXA1390AR series
- Generates timing pulses to drive the 510H system CCD image sensor
- H driver for CCD (5V direct drive for 1/2" and 1/3" CCD)

#### **Absolute Maximum Ratings**

- Supply voltage VDD Vss 0.5 to +7.0 V
- Input voltage VI Vss 0.5 to Vbb + 0.5V
- Output voltage Vo Vss 0.5 to VpD + 0.5V
- Operating temperature Topr -20 to +75 °C
- Storage temperature Tstg -55 to +150 °C

#### **Recommended Operating Conditions**

<ul> <li>Supply voltage</li> </ul>	Vdd	4.75 to 5.25	V
• Operating temperature	• Topr	-20 to +75	°C

#### **Pin Configuration**



#### Applications

CCD monitoring cameras

#### Structure

Silicon gate CMOS IC

#### Applicable CCD Image Sensors

510H system SONY CCD

- ICX054AK (1/3" NTSC CCD)
- ICX055AK (1/3" PAL CCD)
- ICX026CKA (1/2" NTSC CCD)
- ICX027CKA (1/2" PAL CCD)



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

# **Pin Description**

No.         Symbol         I/O         Description           1         OSCI         I         Inverter input for oscillation. (NTSC: 1820H, PAL: 1816H)           2         OSCO         O         Inverter output for oscillation. (NTSC: 1820H, PAL: 1816H)           3         CK         I         Input for main clock in IC. (NTSC: 1820H, PAL: 1816H)           4         TEST         I         IC test input. Fixed at GND in normal operation. (With pull-down resistor)           5         CL         O         CK/2 clock output. NTSC: 910H = 4fsc, PAL: 908H           6         Vss1         -         GND           7         VD         I         Vertical sync signal input.           8         HD         I         Horizontal sync signal input.           9         Von1         -         5V power supply.           10         CLP4         O         Clamping pulse for CCD durminy output.           11         CLP1         O         Vertical direction line identification signal.           13         ID         O         Vertical gate pulse.           14         BFG         O         Burst flag gate pulse.           15         CLP2         O         Clamping pulse in horizontal blanking.           16         Vos2	Pin			
2         OSCO         O         Inverter output for oscillation. (NTSC: 1820H, PAL: 1816H)           3         CK         I         Input for main clock in IC. (NTSC: 1820H, PAL: 1816H)           4         TEST         I         IC test input. Fixed at GND in normal operation. (With pull-down resistor)           5         CL         O         CK/2 clock output. NTSC: 910fH = 4fsc, PAL: 908fH           6         Vss1         —         GND           7         VD         I         Vertical sync signal input.           8         HD         I         Horizontal sync signal input.           9         Vob1         —         SV power supply.           10         CLP4         O         Clamping pulse for CCD dummy output.           11         CLP1         O         Clamping pulse for CCD optical black.           12         PBLK         O         Cleaning pulse for Vertical/horizontal blanking.           13         ID         O         Vertical direction line identification signal.           14         BFG         O         Burst flag gate pulse.           15         CLP2         O         Clamping pulse in horizontal blanking.           16         Vso2         —         SV power supply.           17		Symbol	I/O	Description
3       CK       Input for main clock in IC. (NTSC: 1820H, PAL: 1816H)         4       TEST       I       IC test input. Fixed at GND in normal operation. (With pull-down resistor)         5       CL       O       CK/2 clock output. NTSC: 910fH = 4fsc, PAL: 908fH         6       Vss1       —       GND         7       VD       I       Vertical sync signal input.         8       HD       I       Horizontal sync signal input.         9       Vbo1       —       5V power supply.         10       CLP4       O       Clamping pulse for CCD dummy output.         11       CLP1       O       Clamping pulse for CCD optical black.         12       PBLK       O       Cleaning pulse for CCD optical black.         13       ID       O       Vertical direction line identification signal.         14       BFG       O       Burst flag gate pulse.         15       CLP2       O       Clamping pulse in horizontal blanking.         16       Vsc2       —       SV power supply.         17       XSHD       O       CCD atta level sample-and-hold pulse output.         18       Vss2       —       GND       SP1         19       XSHP       O       Color	1	OSCI	I	Inverter input for oscillation. (NTSC: 1820fH, PAL: 1816fH)
4       TEST       I       IC test input. Fixed at GND in normal operation. (With pull-down resistor)         5       CL       O       CK/2 clock output. NTSC: 910fH = 4fsc, PAL: 908fH         6       Vss1        GND         7       VD       I       Vertical sync signal input.         8       HD       I       Horizontal sync signal input.         9       Voo1        5V power supply.         10       CLP4       O       Clamping pulse for CCD dummy output.         11       CLP1       O       Clamping pulse for CCD optical black.         12       PBLK       O       Cleaning pulse for vertical/horizontal blanking.         13       ID       O       Vertical direction line identification signal.         14       BFG       O       Burst flag gate pulse.         15       CLP2       O       Clamping pulse in horizontal blanking.         16       Voo2       -       SV power supply.         17       XSHD       O       CCD data level sample-and-hold pulse output.         18       Vss2       -       GND         19       XSHP       O       Color separation sample-and-hold pulse output.         20       XSP1       O <td< td=""><td>2</td><td>OSCO</td><td>0</td><td>Inverter output for oscillation. (NTSC: 1820fH, PAL: 1816fH)</td></td<>	2	OSCO	0	Inverter output for oscillation. (NTSC: 1820fH, PAL: 1816fH)
5       CL       O       CK/2 clock output. NTSC: 910/H = 4fsc, PAL: 908/H         6       Vss1        GND         7       VD       I       Vertical sync signal input.         8       HD       I       Horizontal sync signal input.         9       Voo1        5V power supply.         10       CLP4       O       Clamping pulse for CCD dummy output.         11       CLP1       O       Clamping pulse for Vertical/horizontal blanking.         13       ID       O       Vertical direction line identification signal.         14       BFG       O       Burst flag gate pulse.         15       CLP2       O       Clamping pulse in horizontal blanking.         16       Voo2        SV power supply.         17       XSHD       O       CCD precharge level sample-and-hold pulse output.         18       Vss2        GND         19       XSHP       O       Color separation sample-and-hold pulse output.         20       XSP1       O       Color separation sample-and-hold pulse output.         21       XSHD       O       CCD precharge level sample-and-hold pulse output.         22       XDL1       O       Color s	3	СК	I	Input for main clock in IC. (NTSC: 1820fH, PAL: 1816fH)
6       Vss1       —       GND         7       VD       I       Vertical sync signal input.         8       HD       I       Horizontal sync signal input.         9       Vob1       —       5V power supply.         10       CLP4       O       Clamping pulse for CCD dummy output.         11       CLP1       O       Clamping pulse for CCD optical black.         12       PBLK       O       Cleaning pulse for CCD optical black.         13       ID       O       Vertical direction line identification signal.         14       BFG       O       Burst flag gate pulse.         15       CLP2       O       Clamping pulse in horizontal blanking.         16       Vob2       —       SV power supply.         17       XSHD       O       CCD data level sample-and-hold pulse output.         18       Vss2       —       GND         19       XSHP       O       Color separation sample-and-hold pulse output.         20       XSP1       O       Color separation sample-and-hold pulse output.         21       XSP2       O       Color separation sample-and-hold pulse output.         22       XDL1       O       Color separation sample-and-hold pulse	4	TEST	I	IC test input. Fixed at GND in normal operation. (With pull-down resistor)
7       VD       I       Vertical sync signal input.         8       HD       I       Horizontal sync signal input.         9       Vob1       -       5V power supply.         10       CLP4       O       Clamping pulse for CCD dummy output.         11       CLP1       O       Clamping pulse for CCD optical black.         12       PBLK       O       Cleaning pulse for CCD optical black.         13       ID       O       Vertical direction line identification signal.         14       BFG       O       Burst flag gate pulse.         15       CLP2       O       Clamping pulse in horizontal blanking.         16       Vob2       -       SV power supply.         17       XSHD       O       CCD data level sample-and-hold pulse output.         18       Vss2       -       GND         19       XSHP       O       Color separation sample-and-hold pulse output.         20       XSP1       O       Color separation sample-and-hold pulse output.         21       XSP2       O       Color separation sample-and-hold pulse output.         22       XDL1       O       Cock output for CCD DL (Delay Line).         23       XDL2       O       Cock	5	CL	0	CK/2 clock output. NTSC: 910fH = 4fsc, PAL: 908fH
8       HD       I       Horizontal sync signal input.         9       Vool1       -       5V power supply.         10       CLP4       O       Clamping pulse for CCD dummy output.         11       CLP1       O       Clamping pulse for CCD optical black.         12       PBLK       O       Cleaning pulse for CCD optical black.         13       ID       O       Vertical direction line identification signal.         14       BFG       O       Burst flag gate pulse.         15       CLP2       O       Clamping pulse in horizontal blanking.         16       Vob2       -       5V power supply.         17       XSHD       O       CCD data level sample-and-hold pulse output.         18       Vss2       -       GND         19       XSHP       O       CCD precharge level sample-and-hold pulse output.         20       XSP1       O       Color separation sample-and-hold pulse output.         21       XSP2       O       Color separation sample-and-hold pulse output.         22       XDL1       O       Clock output for CCD D L (Delay Line).         23       XDL2       O       Clock output for CCD D L (Delay Line).         24       XV2       O </td <td>6</td> <td>Vss1</td> <td>—</td> <td>GND</td>	6	Vss1	—	GND
9       Vool	7	VD	I	Vertical sync signal input.
10CLP4OClamping pulse for CCD dummy output.11CLP1OClamping pulse for CCD optical black.12PBLKOCleaning pulse for vertical/horizontal blanking.13IDOVertical direction line identification signal.14BFGOBurst flag gate pulse.15CLP2OClamping pulse in horizontal blanking.16Vob25V power supply.17XSHDOCCD data level sample-and-hold pulse output.18Vss2GND19XSHPOCCD precharge level sample-and-hold pulse output.20XSP1OColor separation sample-and-hold pulse output.21XSP2OColor separation sample-and-hold pulse output.22XDL1OClock output for CCD DL (Delay Line).23XDL2OClock output for CCD DL (Delay Line).24XV2OCCD vertical clock output.25XV1OCCD vertical clock output.26XSG1OClock output for CCD sensor readout.27XV3OCCD vertical clock output.28XSG2OClock output for CCD sensor readout.29XV4OCCD vertical clock output.30XSUBOClock output for CCD electronic shutter.31Vss3GND32H1OCCD horizontal clock output.33H2OCCD horizontal clock output.	8	HD	I	Horizontal sync signal input.
11CLP1OClamping pulse for CCD optical black.12PBLKOCleaning pulse for vertical/horizontal blanking.13IDOVertical direction line identification signal.14BFGOBurst flag gate pulse.15CLP2OClamping pulse in horizontal blanking.16Vob2-5V power supply.17XSHDOCCD data level sample-and-hold pulse output.18Vss2-GND19XSHPOCCD precharge level sample-and-hold pulse output.20XSP1OColor separation sample-and-hold pulse output.21XSP2OColor separation sample-and-hold pulse output.22XDL1OClock output for CCD DL (Delay Line).23XDL2OClock output for CCD DL (Delay Line).24XV2OCCD vertical clock output.25XV1OCCD vertical clock output.26XSG1OClock output for CCD sensor readout.29XV4OCCD vertical clock output.29XV4OCCD vertical clock output.30XSUBOClock output for CCD electronic shutter.31Vss3GND32H1OCCD horizontal clock output.33H2OCCD horizontal clock output.	9	Vdd1		5V power supply.
12PBLK0Cleaning pulse for vertical/horizontal blanking.13ID0Vertical direction line identification signal.14BFG0Burst flag gate pulse.15CLP20Clamping pulse in horizontal blanking.16Vbb2-5V power supply.17XSHD0CCD data level sample-and-hold pulse output.18Vss2-GND19XSHP0CCD precharge level sample-and-hold pulse output.20XSP10Color separation sample-and-hold pulse output.21XSP20Color separation sample-and-hold pulse output.22XDL10Clock output for CCD DL (Delay Line).23XDL20Clock output for CCD DL (Delay Line).24XV20CCD vertical clock output.25XV10CCD vertical clock output.26XSG10Clock output for CCD sensor readout.29XV40CCD vertical clock output.30XSUB0Clock output for CCD sensor readout.31Vss3GND32H10CCD horizontal clock output.33H20CCD horizontal clock output.	10	CLP4	0	Clamping pulse for CCD dummy output.
13ID0Vertical direction line identification signal.14BFG0Burst flag gate pulse.15CLP20Clamping pulse in horizontal blanking.16Vbb2-5V power supply.17XSHD0CCD data level sample-and-hold pulse output.18Vss2-GND19XSHP0CCD precharge level sample-and-hold pulse output.20XSP10Color separation sample-and-hold pulse output.21XSP20Color separation sample-and-hold pulse output.22XDL10Clock output for CCD DL (Delay Line).23XDL20Clock output.24XV20CCD vertical clock output.25XV10CCD vertical clock output.26XSG10Clock output for CCD sensor readout.27XV30CCD vertical clock output.28XSG20Clock output for CCD sensor readout.29XV40CCD vertical clock output.30XSUB0Clock output for CCD sensor readout.31Vss3-GND32H10CCD horizontal clock output.33H20CCD horizontal clock output.	11	CLP1	0	Clamping pulse for CCD optical black.
14BFGOBurst flag gate pulse.15CLP2OClamping pulse in horizontal blanking.16VbD25V power supply.17XSHDOCCD data level sample-and-hold pulse output.18Vss2GND19XSHPOCCD precharge level sample-and-hold pulse output.20XSP1OColor separation sample-and-hold pulse output.21XSP2OColor separation sample-and-hold pulse output.22XDL1OClock output for CCD DL (Delay Line).23XDL2OClock output for CCD DL (Delay Line).24XV2OCCD vertical clock output.25XV1OCCD vertical clock output.26XSG1OClock output for CCD sensor readout.27XV3OCCD vertical clock output.28XSG2OClock output for CCD sensor readout.29XV4OCCD vertical clock output.30XSUBOClock output for CCD sensor readout.31Vss3GND32H1OCCD horizontal clock output.33H2OCCD horizontal clock output.	12	PBLK	0	Cleaning pulse for vertical/horizontal blanking.
15CLP2OClamping pulse in horizontal blanking.16Vop2-5V power supply.17XSHDOCCD data level sample-and-hold pulse output.18Vss2-GND19XSHPOCCD precharge level sample-and-hold pulse output.20XSP1OColor separation sample-and-hold pulse output.21XSP2OColor separation sample-and-hold pulse output.22XDL1OClock output for CCD DL (Delay Line).23XDL2OClock output for CCD DL (Delay Line).24XV2OCCD vertical clock output.25XV1OCCD vertical clock output.26XSG1OClock output for CCD sensor readout.27XV3OCCD vertical clock output.28XSG2OClock output for CCD sensor readout.29XV4OCCD vertical clock output.30XSUBOClock output for CCD electronic shutter.31Vss3GND32H1OCCD horizontal clock output.33H2OCCD horizontal clock output.	13	ID	0	Vertical direction line identification signal.
16Vbb2	14	BFG	0	Burst flag gate pulse.
17XSHD0CCD data level sample-and-hold pulse output.18Vss2—GND19XSHP0CCD precharge level sample-and-hold pulse output.20XSP10Color separation sample-and-hold pulse output.21XSP20Color separation sample-and-hold pulse output.21XSP20Color separation sample-and-hold pulse output.23XDL10Clock output for CCD DL (Delay Line).24XV20CCD vertical clock output.25XV10CCD vertical clock output.26XSG10Clock output for CCD sensor readout.27XV30CCD vertical clock output.28XSG20Clock output for CCD sensor readout.29XV40CCD vertical clock output.30XSUB0Clock output for CCD electronic shutter.31Vss3—GND32H10CCD horizontal clock output.33H20CCD horizontal clock output.	15	CLP2	0	Clamping pulse in horizontal blanking.
18Vss2—GND19XSHPOCCD precharge level sample-and-hold pulse output.20XSP1OColor separation sample-and-hold pulse output.21XSP2OColor separation sample-and-hold pulse output.22XDL1OClock output for CCD DL (Delay Line).23XDL2OClock output for CCD DL (Delay Line).24XV2OCCD vertical clock output.25XV1OCCD vertical clock output.26XSG1OClock output for CCD sensor readout.27XV3OCCD vertical clock output.28XSG2OClock output for CCD sensor readout.29XV4OCCD vertical clock output.30XSUBOClock output for CCD sensor readout.31Vss3—GND32H1OCCD horizontal clock output.33H2OCCD horizontal clock output.	16	Vdd2	—	5V power supply.
19XSHPOCCD precharge level sample-and-hold pulse output.20XSP1OColor separation sample-and-hold pulse output.21XSP2OColor separation sample-and-hold pulse output.22XDL1OClock output for CCD DL (Delay Line).23XDL2OClock output for CCD DL (Delay Line).24XV2OCCD vertical clock output.25XV1OCCD vertical clock output.26XSG1OClock output for CCD sensor readout.27XV3OCCD vertical clock output.28XSG2OClock output for CCD sensor readout.29XV4OCCD vertical clock output.30XSUBOClock output for CCD electronic shutter.31Vss3—GND32H1OCCD horizontal clock output.33H2OCCD horizontal clock output.	17	XSHD	0	CCD data level sample-and-hold pulse output.
20XSP1OColor separation sample-and-hold pulse output.21XSP2OColor separation sample-and-hold pulse output.22XDL1OClock output for CCD DL (Delay Line).23XDL2OClock output for CCD DL (Delay Line).24XV2OCCD vertical clock output.25XV1OCCD vertical clock output.26XSG1OClock output for CCD sensor readout.27XV3OCCD vertical clock output.28XSG2OClock output for CCD sensor readout.29XV4OCCD vertical clock output.30XSUBOClock output for CCD electronic shutter.31Vss3—GND32H1OCCD horizontal clock output.33H2OCCD horizontal clock output.	18	Vss2	—	GND
21XSP2OColor separation sample-and-hold pulse output.22XDL1OClock output for CCD DL (Delay Line).23XDL2OClock output for CCD DL (Delay Line).24XV2OCCD vertical clock output.25XV1OCCD vertical clock output.26XSG1OClock output for CCD sensor readout.27XV3OCCD vertical clock output.28XSG2OClock output for CCD sensor readout.29XV4OCCD vertical clock output.30XSUBOClock output for CCD electronic shutter.31Vss3GND32H1OCCD horizontal clock output.33H2OCCD horizontal clock output.	19	XSHP	0	CCD precharge level sample-and-hold pulse output.
22XDL1OClock output for CCD DL (Delay Line).23XDL2OClock output for CCD DL (Delay Line).24XV2OCCD vertical clock output.25XV1OCCD vertical clock output.26XSG1OClock output for CCD sensor readout.27XV3OCCD vertical clock output.28XSG2OClock output for CCD sensor readout.29XV4OCCD vertical clock output.30XSUBOClock output for CCD electronic shutter.31Vss3—GND32H1OCCD horizontal clock output.33H2OCCD horizontal clock output.	20	XSP1	0	Color separation sample-and-hold pulse output.
23XDL2OClock output for CCD DL (Delay Line).24XV2OCCD vertical clock output.25XV1OCCD vertical clock output.26XSG1OClock output for CCD sensor readout.27XV3OCCD vertical clock output.28XSG2OClock output for CCD sensor readout.29XV4OCCD vertical clock output.30XSUBOClock output for CCD electronic shutter.31Vss3GND32H1OCCD horizontal clock output.33H2OCCD horizontal clock output.	21	XSP2	0	Color separation sample-and-hold pulse output.
24XV2OCCD vertical clock output.25XV1OCCD vertical clock output.26XSG1OClock output for CCD sensor readout.27XV3OCCD vertical clock output.28XSG2OClock output for CCD sensor readout.29XV4OCCD vertical clock output.30XSUBOClock output for CCD electronic shutter.31Vss3—GND32H1OCCD horizontal clock output.33H2OCCD horizontal clock output.	22	XDL1	0	Clock output for CCD DL (Delay Line).
25XV1OCCD vertical clock output.26XSG1OClock output for CCD sensor readout.27XV3OCCD vertical clock output.28XSG2OClock output for CCD sensor readout.29XV4OCCD vertical clock output.30XSUBOClock output for CCD electronic shutter.31Vss3—GND32H1OCCD horizontal clock output.33H2OCCD horizontal clock output.	23	XDL2	0	Clock output for CCD DL (Delay Line).
26XSG1OClock output for CCD sensor readout.27XV3OCCD vertical clock output.28XSG2OClock output for CCD sensor readout.29XV4OCCD vertical clock output.30XSUBOClock output for CCD electronic shutter.31Vss3—GND32H1OCCD horizontal clock output.33H2OCCD horizontal clock output.	24	XV2	0	CCD vertical clock output.
27XV3OCCD vertical clock output.28XSG2OClock output for CCD sensor readout.29XV4OCCD vertical clock output.30XSUBOClock output for CCD electronic shutter.31Vss3—GND32H1OCCD horizontal clock output.33H2OCCD horizontal clock output.	25	XV1	0	CCD vertical clock output.
28XSG2OClock output for CCD sensor readout.29XV4OCCD vertical clock output.30XSUBOClock output for CCD electronic shutter.31Vss3GND32H1OCCD horizontal clock output.33H2OCCD horizontal clock output.	26	XSG1	0	Clock output for CCD sensor readout.
29XV4OCCD vertical clock output.30XSUBOClock output for CCD electronic shutter.31Vss3—GND32H1OCCD horizontal clock output.33H2OCCD horizontal clock output.	27	XV3	0	CCD vertical clock output.
30       XSUB       O       Clock output for CCD electronic shutter.         31       Vss3       —       GND         32       H1       O       CCD horizontal clock output.         33       H2       O       CCD horizontal clock output.	28	XSG2	0	Clock output for CCD sensor readout.
31       Vss3       —       GND         32       H1       O       CCD horizontal clock output.         33       H2       O       CCD horizontal clock output.	29	XV4	0	CCD vertical clock output.
32     H1     O     CCD horizontal clock output.       33     H2     O     CCD horizontal clock output.	30	XSUB	0	Clock output for CCD electronic shutter.
33     H2     O     CCD horizontal clock output.	31	Vss3	-	GND
	32	H1	0	CCD horizontal clock output.
34 RG O CCD reset gate pulse output.	33	H2	0	CCD horizontal clock output.
	34	RG	0	CCD reset gate pulse output.

Pin No.	Symbol	I/O	Description
35	Vdd3	_	5V power supply.
36	GM	I	Used for GND connection.
37	Vss4	_	GND
38	SPUPV	I	When set in electronic iris mode: Shutter speedup reference voltage input When set in serial mode of electronic shutter: Strobe input
39	IRIN	I	When set in electronic iris mode: Iris signal input When set in serial mode of electronic shutter: Clock input
40	SPDNV	I	When set in electronic iris mode: Shutter speed-down reference voltage input When set in serial mode of electronic shutter: Data input
41	Vreg	_	Current source for comparator. Connected to 5V power supply via $33k\Omega$ resistor.
42	Vdd4	_	5V power supply.
43	ENB	I	Generation/halt switching of electronic shutter pulse (Pin 30). (With pull-up resistor)
44	IRENB	I	Electronic iris/electronic shutter switching. (With pull-up resistor)
45	PS	I	Parallel/serial input switching of electronic shutter speed data. (With pull-up resistor)
46	LIMIT1	I	Selecting limit value of max. shutter speed. (With pull-down resistor)
47	LIMIT2	I	Selecting limit value of max. shutter speed. (With pull-down resistor)
48	NTSC	I	NTSC/PAL switching. (With pull-down resistor)

#### **Electrical Characteristics**

#### **DC Characteristics**

#### (Within recommended operating range)

ltem	Pin No.	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage 1	9, 16, 35, 42	Vdd		4.75	5.0	5.25	V
Input voltage 1	38, 40 (Electronic iris mode)	Vin1		1.9		Vdd	V
Input voltage 2	39 (Electronic iris mode)	VIN2		Vss		Vdd	V
Input voltage 3*	4, 7, 8, 36, 38, 39, 40, 43, 44, 45, 46, 47, 48 (Pins 38,	Vін3		0.7Vdd			V
input voltage 5	39 and 40 are when set in electronic shutter mode)	Vi∟3				0.3Vdd	V
Output voltage 1	5, 10, 11	Voн1	Іон = -4mA	Vdd - 0.8			V
	5, 10, 11	VoL1	lo∟ = 8mA			0.4	V
Output voltage 2	15, 17, 19, 20, 21,	Vон2	Іон = <b>–</b> 8mA	Vdd - 0.8			V
Output voltage 2	22, 23, 34	Vol2	Iol = 8mA			0.4	V
	22.22	Vон3	Іон = -20mA	Vdd - 0.8			V
Output voltage 3	32, 33	Vol3	IoL = 20mA			0.4	V
	12, 13, 14, 24, 25,	Vон4	Іон = –2mA	Vdd - 0.8			V
Output voltage 4	26, 27, 28, 29, 30	Vol4	loL = 4mA			0.4	V
Pull-up resistance value	43, 44, 45	Rpu	VIL = 0V	25	50	75	kΩ
Pull-down resistance value	4, 36, 46, 47, 48	Rpd	Vih = Vdd	25	50	75	kΩ

\* Pins 7 and 8 do not have a protective diode at the power supply side.

#### **Comparator Characteristics**

#### (Within recommended operating range)

lte	Item		Symbol	Conditions	Min.	Тур.	Max.	Unit
Input offset voltage			Vos			1.1	50	mV
Response	Rise		tpd +	Response time when a step		140		ns
time	Fall	38, 39,	tpd –	- input of 100mV amplitude/ 5mV overdrive is applied.		190		ns
Current co	Current consumption		IDD			98	140	μA
In-phase input voltage range			VICR			1.9 to 5		V
Indefinite region			Vf				±10	mW

Bias current source for comparator. Pin No.: 41. Connected to power supply via  $33k\Omega$  resistor.

#### Note) 1. Input offset voltage and indefinite region

- Input offset voltage and indefinite region are existed in the comparator which builds in this IC as shown right figure. Note that this when designing external circuit.
- Pins 40 and 38 for electronic iris mode
   Use it in this state of Pin 40 (SPDNV) > Pin 38 (SPUPV).



#### **Oscillating Inverter I/O Characteristics**

(Within recommended operating range)

Item	Pin No.	Symbol	Conditions	Min.	Тур.	Max.	Unit
Logical Vth		LVth			Vdd/2		V
	1	Viн		0.7Vdd			V
Input voltage		VIL				0.3Vdd	V
Output voltage	2	Vон	Іон = –12mA	Vdd/2			V
		Vol	lo∟ = 12mA			Vdd/2	V
Feedback resistor	1 to 2	RFE	VIN = VDD or Vss	250k	1M	2.5M	Ω
Oscillator frequency		f		20		30	MHz

#### **Duty Control Inverter Input Characteristics**

#### (Within recommended operating range)

Item	Pin No.	Symbol	Conditions	Min.	Тур.	Max.	Unit
Logical Vth		LVth			Vdd/2		V
	]	Viн		0.7Vdd			V
Input voltage	3	VIL				0.3Vdd	V
Input amplification	]	Vin	fmax = 50MHz sine wave	0.5			Vpp
Feedback resistor	1	RFE	VIN = VDD OF VSS	250k	1M	2.5M	Ω

**Note)** The input voltage is the input voltage characteristics for an external direct power input, and input amplification is the input amplification characteristics for input through capacitor.

#### **Electrical Characteristics**

#### **AC Characteristics**

1) AC characteristics among serial communication clocks (SPDNV (ED2), IRIN (ED1), SPUPV (ED0))



#### (Within recommended operating range)

Symbol	Definition	Min.	Тур.	Max.
ts2	SPDNV (ED2) set-up time, activated by the rising edge of IRIN (ED1)	20ns		
th2	SPDNV (ED2) hold time, activated by the rising edge of IRIN (ED1)	20ns		
ts1	IRIN (ED1) rising set-up time, activated by the rising edge of SPUPV (ED0)	20ns		
tw0	SPUPV (ED0) pulse width	20ns		50µs
ts0	SPUPV (ED0) rising set-up time, activated by the rising edge of IRIN (ED1)	20ns		

#### 2) Microcomputer communication clock $\rightarrow$ IC take-in characteristics



**Note)** During the 1H period for generating XSG1, the phase against AVD differs according to each mode. Please always maintain the SEN logic level at High for "the 1H period when XSG1 varies."

#### 3) HD/VD take-in characteristics



(Within recommended operating range, Load capacity of CL = 30pF)

Symbol	Definition	Min.	Тур.	Max.	Unit
ts4	HD/VD set-up time, activated by CL	5			ns
th4	HD/VD hold time, activated by CL	7			ns

#### 4) Phase discrimination characteristics by VD/HD input



When the HD logic level is Low tpd2 after VD falls, the phase is discriminated as an ODD field (NTSC).



When the HD logic level is High tpd2 after VD falls, the phase is discriminated as an EVEN field (NTSC).

#### (Within recommended operating range)

Symbol	Definition	Min.	Тур.	Max.	Unit
tpd2	Field discriminating clock phase, activated by the falling edge of VD	700		1000	ns





(Within recommended operating range)

CK-duty = within 50  $\pm$  4%, Load capacity of H1 = 150pF, Load capacity of CL = 30pF, Load capacity of RG, XSHP, XSHD, XSP1, XSP2, XDL1, and XDL2 = 10pF

Symbol	Definition	Min.	Тур.	Max.	Unit
tск	CK cycle		35		ns
tpd3	H1 falling delay, activated by the falling edge of CK	16.22	29	56.9	ns
tpd4	H1 rising delay, activated by the rising edge of CK	17.25	31	60.38	ns
tpd5	RG falling delay, activated by the falling edge of CK	20.18	36	70.58	ns
tpd6	RG rising delay, activated by the rising edge of CK	18.61	33	65.32	ns
tpd7	XSHP falling delay, activated by the rising edge of CK	15.86	28	55.59	ns
tpd8	XSHP rising delay, activated by the falling edge of CK	15.76	28	55.32	ns
tpd9	XSHD falling delay, activated by the falling edge of CK	14.92	27	52.26	ns
tpd10	XSHD rising delay, activated by the rising edge of CK	14.76	26	51.62	ns
tpd11	XSP1 falling delay, activated by the rising edge of CK	14.79	26	51.74	ns
tpd12	XSP1 rising delay, activated by the rising edge of CK	15.05	27	52.58	ns
tpd13	XSP2 falling delay, activated by the rising edge of CK	15.09	27	52.82	ns
tpd14	XSP2 rising delay, activated by the rising edge of CK	15.29	27	53.54	ns
tpd15	XDL1 rising delay, activated by the rising edge of CK	14.49	26	50.79	ns
tpd16	XDL1 falling delay, activated by the falling edge of CK	15.05	27	52.67	ns
tpd17	XDL2 rising delay, activated by the rising edge of CK	14.46	26	50.65	ns
tpd18	XDL2 falling delay, activated by the falling edge of CK	14.92	27	52.47	ns
tpd19	CL falling delay, activated by the falling edge of CK	15.33	27	53.01	ns
tpd20	CL rising delay, activated by the falling edge of CK	14.71	26	51.58	ns

### 6) Waveform characteristics of H1 and RG



VDD = 5.0V, Topr = 25°C, Load capacity of H1 = 150pF, Load capacity of RG = 10pF

Symbol	Definition	Min.	Тур.	Max.	Unit
trH1	H1 rise time		7		ns
tfH1	H1 fall time		7		ns
trRG	RG rise time		3		ns
tfRG	RG fall time		3		ns

#### I/O Pin Capacitances

Item	Symbol	Min.	Тур.	Max.	Unit
Input pin capacitance	CIN			9	pF
Output pin capacitance	Соит			11	pF
I/O pin capacitance	CI/O			11	pF

## **Description of Operation**

The operations of the CXD2401R are described below.

Control pin	Detailed description
NTSC (Pin 48)	<ul> <li>Low: The CXD2401R performs control drive in accordance with NTSC. In this case, the CXD2401R operates by assuming the signals input to Pin 7 (VD) and Pin 8 (HD) are NTSC sync signals.</li> <li>High: The CXD2401R performs control drive in accordance with PAL. In this case, the CXD2401R operates by assuming the signals input to Pin 7 (VD) and Pin 8 (HD) are PAL sync signals.</li> <li>Refer to the "Timing Chart" for the control drive pulse for either NTSC or PAL.</li> </ul>
ENB (Pin 43)	<ul> <li>Low: Pin 30 (XSUB) is always High. That is, the electronic iris and electronic shutter to which XSUB pulses are applied suspend operation (electronic iris and electronic shutter OFF).</li> <li>High: Pin 30 (XSUB) outputs control pulses for the electronic iris and electronic shutter. (electronic iris and electronic shutter ON).</li> </ul>
IRENB (Pin 44)	Low: Realizes the electronic shutter control. High: Realizes the electronic iris control. The control pins (SPUPV, IRIN, and SPDNV) are used in common for both electronic shutter control and electronic iris control. The operations of these pins differ depending on the state of IRENB pin.
PS (Pin 45)	<ul> <li>This pin is valid when the operation of electronic shutter is assigned (IRENB = Low).</li> <li>Low: Electronic shutter speed can be controlled by inputting serial data into SPUPV, IRIN, and SPDNV pins.</li> <li>High: Electronic shutter speed can be controlled by inputting parallel data into SPUPV, IRIN, and SPDNV pins.</li> <li>Note) The PS pin is invalid when IRENB = High, and the CXD2401R does not accept data, whether PS is Low or High.</li> </ul>





Control pin	Detailed description						
	LIMIT1 and LIMIT2 pins function only when IRENB = High (when the operation of electronic iris is assigned). (Inputs from LIMIT1 and LIMIT2 are not accepted when IRENB = Low: when the operation of electronic shutter is assigned.)						
	Maximum Electronic Shutter Speed						
	LIMIT1 LIMIT2		Max. shutter speed (s)		Purpose		
			NTSC (Pin 48) = L	NTSC (Pin 48) = H	r uipose		
LIMIT1 (Pin 46) LIMIT2 (Pin 47)	L	L	1/200	1/200	Reduces flickers caused by an indoor fluorescent lamp.		
	L	н	1/2000	1/2000	Intermediate mode between indoor and outdoor applications.		
	Н	L	1/20000	1/20000	Reduces CCD smear outdoors.		
	Н	н	1/90000	1/100000	Secures dynamic range of iris.		
	Electronic iris control of the CXD2401R is realized by applying functions of the electronic shutter. The electronic shutter has a dynamic range from 1/60s when Pin 48 (NTSC) = Low or from 1/50s when Pin 48 (NTSC) = High up to the maximum shutter speed in the table above. Select one of the four dynamic ranges of the electronic iris, according to the application conditions of the CXD2401R. The dynamic range is also determined by also taking into consideration the influence of the electronic shutter on image quality, as shown in the table above.						





SONY





SONY









#### **Application Circuit**



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Package Outline Unit: mm

48PIN LQFP (PLASTIC)



#### PACKAGE STRUCTURE

SONY CODE	LQFP-48P-L01
EIAJ CODE	LQFP048-P-0707
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN	
LEAD TREATMENT	SOLDER/PALLADIUM PLATING	
LEAD MATERIAL	42/COPPER ALLOY	
PACKAGE MASS	0.2g	