


CMOS-CCD 1H Delay Line for NTSC**Description**

The CXL5001M/P are general-purpose CMOS-CCD delay line ICs that provide 1H delay time for NTSC.

Features

- Low power consumtution 80mW (Typ.)
- Small size package (8-pin SOP, DIP)
- Low differential gain DG = 3% (Typ.)
- Input signal ampiitude 180 IRE (= 1.28Vp-p, Max.)
- Low input clock amplitude operation 150mVp-p (Min.)
- Built-in peripheral circuits (clock driver, timing generator, autobias, and output circuits)

**Functions**

- 680-bit CCD register
- Clock drivers
- Autobias circuit
- Sync tip clamp circuit
- Sample and hold circuit

Structure

CMOS-CCD

Absolute Maximum Ratings ($T_a = 25^\circ\text{C}$)

- | | | | |
|-------------------------------|-----------|------------------------------------|----|
| • Supply voltage | V_{DD} | 11 | V |
| • Supply voltage | V_{CL} | 6 | V |
| • Operating temperature | T_{opr} | -10 to +60 | °C |
| • Storage temperature | T_{stg} | -55 to +150 | °C |
| • Allowable power dissipation | P_D | CXL5001M 350 mW
CXL5001P 480 mW | |


Recommended Operating Conditions

Supply voltage	V_{DD}	$9 \pm 5\%$	V
	V_{CL}	$5 \pm 5\%$	V

Recommended Clock Conditions


- Input clock amplitude V_{CLK} 150mVp-p to 1.0Vp-p
(250mVp-p typ.)
- Clock frequency f_{CLK} 10.7MHz

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram**Pin Description**

Pin No.	Symbol	Description	Impedance [Ω]	Pin No.	Symbol	Description	Impedance [Ω]
1	V _{SS}	GND		5	OUT	Signal output	600 to 1k
2	V _{CK}	5V power supply		6	FEED	Feedback DC output	> 100k
3	CLK	Clock input	> 100k	7	AUTO	Autobias DC output	10k
4	V _{DD}	9V power supply		8	IN	Signal input	> 100k

Electrical Characteristics Measuring Circuit





Note 1) Frequency response measuring condition

$V_{3.58MHz}$ (Output signal voltage [Vp-p] at 3.58MHz input)

V_{250kHz} (Output signal voltage [Vp-p] at 250kHz input)



Set Pin 8 (IN) voltage [V] = $V_{IN-DC} + 640mV$.


**Note 2) Differential gain and differential phase measuring condition**

DG and DP are measured at output S point by vector scope.

Note 3) LPF frequency response

(Delay time $\simeq 140ns$)

**Note 4) BPF frequency response**

Application Circuit

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Example of Representative Characteristics