

1:10 Differential LVDS Fanout Buffer with Selectable Clock Input


Features

- Select one of two low-voltage differential signal (LVDS) input pairs to distribute to 10 LVDS output pairs
- 40-ps maximum output-to-output skew
- 600-ps maximum propagation delay
- 0.11-ps maximum additive RMS phase jitter at 156.25 MHz (12-kHz to 20-MHz offset)
- Up to 1.5-GHz operation
- Asynchronous output enable function
- 32-pin thin quad flat pack (TQFP) package
- 2.5-V or 3.3-V operating voltage [1]
- Commercial and industrial operating temperature range

Functional Description

The CY2DL15110 is an ultra-low noise, low skew, low propagation delay 1:10 LVDS fanout buffer targeted to meet the requirements of high speed clock distribution applications. The CY2DL15110 can select between two separate LVDS input clock pairs using the IN_SEL pin. The output enable function allows the outputs to be asynchronously driven to a high-impedance state. The device has a fully differential internal architecture that is optimized to achieve low additive jitter and low skew at operating frequencies of up to 1.5 GHz.

Logic Block Diagram



Note

Input AC-coupling capacitors are required for voltage-translation applications.



Contents


Pinouts	3
Pin Definitions	3
Absolute Maximum Ratings	4
Operating Conditions	
DC Electrical Specifications	
AC Electrical Specifications	
Ordering Information	
Ordering Code Definitions	
Package Dimension	

Acronyms	11
Document Conventions	11
Units of Measure	11
Document History Page	12
Sales, Solutions, and Legal Information	13
Worldwide Sales and Design Support	13
Products	13
PSoC Solutions	13



Pinouts

Figure 1. Pin Diagram - CY2DL15110



Pin Definitions

Pin No.	Pin Name	Pin Type	Description
1	NC		No connection
2	IN_SEL	Input	Input clock select pin. Low-voltage complementary metal oxide semiconductor (LVCMOS)/low-voltage transistor-transistor-logic (LVTTL). When IN_SEL = Low, the IN0/IN0# differential input pair is active When IN_SEL = High, the IN1/IN1# differential input pair is active
3	IN0	Input	LVDS input clock. Active when IN_SEL = Low
4	IN0#	Input	LVDS complementary input clock. Active when IN_SEL = Low
5	V_{BB}	Output	LVDS reference voltage output
6	IN1	Input	LVDS input clock. Active when IN_SEL = High
7	IN1#	Input	LVDS complementary input clock. Active when IN_SEL = High
8	OE	Input	Output enable. LVCMOS/LVTTL; When OE = Low, Q(0:9) and Q(0:9)# outputs are disabled
9, 25	V_{SS}	Power	Ground
10, 12, 14, 17, 19, 21, 23, 26, 28, 30	Q(0:9)#	Output	LVDS complementary output clocks
11, 13, 15, 18, 20, 22, 24, 27, 29, 31	Q(0:9)	Output	LVDS output clocks
16, 32	V_{DD}	Power	Power supply



Absolute Maximum Ratings

Parameter	Description	Condition	Min	Max	Unit
V_{DD}	Supply voltage	Nonfunctional	-0.5	4.6	V
V _{IN} ^[2]	Input voltage, relative to V _{SS}	Nonfunctional	-0.5	lesser of 4.0 or V _{DD} + 0.4	V
V _{OUT} ^[2]	DC output or I/O Voltage, relative to V _{SS}	Nonfunctional	-0.5	lesser of 4.0 or V _{DD} + 0.4	V
T_S	Storage temperature	Nonfunctional	– 55	150	°C
ESD _{HBM}	Electrostatic discharge (ESD) protection (Human body model)	JEDEC STD 22-A114-B	2000	_	V
L _U	Latch up Meets or exceeds JEDE JESD78B IC latch up				
UL-94	Flammability rating	At 1/8 in.	V-0		
MSL	Moisture sensitivity level		3		

Operating Conditions

Parameter	Description	Condition	Min	Max	Unit
V_{DD}	Supply voltage	2.5-V supply	2.375	2.625	V
		3.3-V supply	3.135	3.465	V
T _A	Ambient operating temperature	Commercial	0	70	°C
		Industrial	-40	85	°C
t _{PU}	Power ramp time	Power-up time for V _{DD} to reach minimum supply voltage (power ramp must be monotonic.)	0.05	500	ms
t _{STARTUP}	Start up time	Time taken from V _{DD} reaching 95% of its minimum supply voltage to the device being operational.	1	-	ms

Document Number: 001-69398 Rev. *C

Note
2. The voltage on any I/O pin cannot exceed the power pin during power-up. Power supply sequencing is not required.



DC Electrical Specifications

(V_{DD} = 3.3 V \pm 5% or 2.5 V \pm 5%; T_A = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter	Description	Description Condition		Max	Unit
I _{DD}	Operating supply current	All LVDS outputs terminated with 100 Ω load [3, 4]	-	125	mA
V _{IH1}	Input high Voltage, LVDS input clocks, IN0, IN0#, IN1, and IN1#		_	V _{DD} + 0.3	V
V _{IL1}	Input low voltage, LVDS input clocks, IN0, IN0#, IN1, and IN1#		-0.3	_	V
V _{IH2}	Input high voltage, IN_SEL and OE	V _{DD} = 3.3 V	2.0	V _{DD} + 0.3	V
V _{IL2}	Input low voltage, IN_SEL and OE	V _{DD} = 3.3 V	-0.3	0.8	V
V _{IH3}	Input high voltage, IN_SEL and OE	V _{DD} = 2.5 V	1.7	V _{DD} + 0.3	V
V _{IL3}	Input low voltage, IN_SEL and OE	V _{DD} = 2.5 V	-0.3	0.7	V
V _{ID} ^[5]	Input differential amplitude	See Figure 3 on page 7	0.4	0.8	V
V _{ICM}	Input common mode voltage	See Figure 3 on page 7	0.5	V _{DD} – 0.2	V
I _{IH}	Input high current, All inputs	Input = V _{DD} ^[6]	-	150	μΑ
I _{IL}	Input low current, All inputs	Input = V _{SS} ^[6]	-150	-	μА
V _{PP}	LVDS differential output voltage peak to peak, single-ended	V_{DD} = 3.3 V or 2.5 V, R _{TERM} = 100 Ω between Q and Q# pairs [3, 7]	250	470	mV
ΔV _{OCM}	Change in V _{OCM} between complementary output states	V_{DD} = 3.3 V or 2.5 V, R _{TERM} = 100 Ω between Q and Q# pairs [3, 7]	_	50	mV
V_{BB}	Output reference voltage	0 to 150 μA output current	1.125	1.375	V
I _{OZ}	Output leakage current	OE = V _{SS} , V _{OUT} = 0.75 V to 1.75 V	– 15	15	μА
R _P	Internal pull-up / pull-down resistance, LVCMOS logic input	IN_SEL pin has pull-down only OE pin has pull-up only	60	140	kΩ
C _{IN}	Input capacitance	Measured at 10 MHz per pin	-	3	pF

^{3.} Refer to Figure 2 on page 7.
4. I_{DD} includes current that is dissipated externally in the output termination resistors.
5. V_{ID} minimum of 400 mV is required to meet all output AC Electrical Specifications. The device is functional with V_{ID} minimum of greater than 200 mV.
6. Positive current flows into the input pin, negative current flows out of the input pin.
7. Refer to Figure 4 on page 7.



AC Electrical Specifications

(V_{DD} = 3.3 V \pm 5% or 2.5 V \pm 5%; T_A = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter	Description	Condition	Min	Тур	Max	Unit
F _{IN}	Input frequency		DC	-	1.5	GHz
F _{OUT}	Output frequency	F _{OUT} = F _{IN}	DC	_	1.5	GHz
t _{PD} ^[8]	Propagation delay input pair to output pair	Input rise/fall time < 1.5 ns (20% to 80%)	-	_	600	ps
t _{ODC} ^[9]	Output duty cycle	50% duty cycle at input Frequency range up to 1 GHz	48	-	52	%
t _{SK1} ^[10]	Output-to-output skew	Any output to any output, with same load conditions at DUT	_	-	40	ps
t _{SK1 D} ^[10]	Device-to-device output skew	Any output to any output between two or more devices. Devices must have the same input and have the same output load.	-	-	150	ps
PN _{ADD}	Additive RMS phase noise 156.25-MHz	Offset = 1 kHz	_	_	-120	dBc/Hz
	input Rise/fall time < 150 ps (20% to 80%) V _{ID} > 400 mV	Offset = 10 kHz	_	-	-135	dBc/Hz
	V D > 400 III V	Offset = 100 kHz	_	_	-135	dBc/Hz
		Offset = 1 MHz	_	-	-150	dBc/Hz
		Offset = 10 MHz	_	-	-154	dBc/Hz
		Offset = 20 MHz	_	_	-155	dBc/Hz
t _{JIT} ^[11]	Additive RMS phase jitter (Random)	156.25 MHz, 12 kHz to 20 MHz offset; input rise/fall time < 150 ps (20% to 80%), V _{ID} > 400 mV	-	-	0.11	ps
t _R , t _F ^[12]	Output rise/fall time, single-ended	50% duty cycle at input, 20% to 80% of full swing (V_{OL} to V_{OH}) Input rise/fall time < 1.5 ns (20% to 80%) Measured at 1 GHz	_	-	300	ps

Notes
8. Refer to Figure 5 on page 7.
9. Refer to Figure 6 on page 7.
10. Refer to Figure 7 on page 8.
11. Refer to Figure 8 on page 8.
12. Refer to Figure 9 on page 8.



Figure 2. LVDS Output Termination




Figure 3. Input Differential and Common Mode Voltages




Figure 4. Output Differential and Common Mode Voltages




Figure 5. Input to Any Output Pair Propagation Delay





Figure 6. Output Duty Cycle





Device 1 Q_X Q_X # Q_X # Q_Y # Q_Z Q_Z

Figure 7. Output-to-output and Device-to-device Skew

Figure 8. RMS Phase Jitter

– t_{SK1 D}

 $Q_Z\#$





Figure 9. Output Rise/Fall Time






Ordering Information

Part Number	Туре	Production Flow
Pb-free		
CY2DL15110AZC	32-pin TQFP	Commercial, 0 °C to 70 °C
CY2DL15110AZCT	32-pin TQFP tape and reel	Commercial, 0 °C to 70 °C
CY2DL15110AZI	32-pin TQFP	Industrial, –40 °C to 85 °C
CY2DL15110AZIT	32-pin TQFP tape and reel	Industrial, –40 °C to 85 °C


Ordering Code Definitions





Package Dimension

Figure 10. 32-pin TQFP (7 × 7 × 1.0 mm) A3210 Package Outline, 51-85063



51-85063 *D



Acronyms

Acronym	Description
ESD	electrostatic discharge
HBM	human body model
I/O	input/output
JEDEC	joint electron devices engineering council
LVDS	low-voltage differential signal
LVCMOS	low-voltage complementary metal oxide semiconductor
LVTTL	low-voltage transistor-transistor logic
OE	output enable
RMS	root mean square
TQFP	thin quad flat pack

Document Conventions

Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
dBc	decibels relative to the carrier			
GHz	gigahertz			
Hz	nertz			
I/O	input/output			
kHz	kilohertz			
kΩ	kilohm			
μΑ	microampere			
mA	milliampere			
mm	millimeter			
ms	millisecond			
mV	millivolt			
MHz	megahertz			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
ps	picosecond			
V	volt			
W	watt			



Document History Page

	Document Title: CY2DL15110, 1:10 Differential LVDS Fanout Buffer with Selectable Clock Input Document Number: 001-69398				
Revision ECN Orig. of Change		Submission Date	Description of Change		
**	3269680	CXQ	06/02/2011	New Datasheet.	
*A	3292902	CXQ	06/27/2011	Minor edits in Logic Block Diagram (changed the OE resistor value from 100k to $R_P).$ Minor edits in Figure 2 and Figure 4 (Replaced "Q" and "Q#" with "Q $_X$ " and "Q $_X$ #"). Deleted the Notes "Refer to Figure 2." and "Refer to Figure 4." in page 7 and their references in Figure 2 and Figure 4.	
*B	3357978	BASH	09/07/2011	Updated Operating Conditions (Added a parameter t _{STARTUP} and its details). Updated Package Dimension.	
*C	3548521	BASH	03/12/2012	Changed status from Advance to Final. Post to external web.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image

PSoC cypress.com/go/psoc

Touch Sensing cypress.com/go/touch

USB Controllers cypress.com/go/USB

Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2011-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-69398 Rev. *C