

1:2 LVPECL Fanout Buffer

Features

- One differential (LVPECL, LVDS, HCSL, or CML) input pair distributed to two LVPECL output pairs
- Translates any single-ended input signal to 3.3 V LVPECL levels with resistor bias on INx# input
- 20-ps maximum output-to-output skew
- 480-ps maximum propagation delay
- 0.15-ps maximum additive RMS phase jitter at 156.25 MHz (12-kHz to 20-MHz offset)
- Up to 1.5-GHz operation
- 8-pin SOIC or 8-pin TSSOP package
- 2.5-V or 3.3-V operating voltage ^[1]
- Commercial and industrial operating temperature range

Logic Block Diagram

Functional Description

The CY2DP1502 is an ultra-low noise, low-skew, low-propagation delay 1:2 LVPECL fanout buffer targeted to meet the requirements of high-speed clock distribution applications. The device has a fully differential internal architecture that is optimized to achieve low additive jitter and low skew at operating frequencies of up to 1.5 GHz.



Note

1. Input AC-coupling capacitors are required for voltage-translation applications.

Cypress Semiconductor Corporation Document Number: 001-56308 Rev. *K 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised January 24, 2013



Contents

Pinouts	3
Pin Definitions	3
Absolute Maximum Ratings	4
Operating Conditions	4
DC Electrical Specifications	5
AC Electrical Specifications	6
Switching Waveforms	8
Application Information	
Ordering Information	
Ordering Code Definitions	11

Package Diagrams Acronyms	
Document Conventions	
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	17
Worldwide Sales and Design Support	17
Products	17
PSoC Solutions	17



Pinouts

Figure 1. 8-pin SOIC and 8-pin TSSOP pinout



Pin Definitions

Pin Number	Pin Name	Pin Type	Description	
1, 3	Q(0:1)	Output	LVPECL output clocks	
2, 4	Q(0:1)#	Output	LVPECL complementary output clocks	
5	V _{SS}	Power	Ground	
6	IN#	Input	Differential (LVPECL, LVDS, HCSL, or CML) complementary input clock	
7	IN	Input	Differential (LVPECL, LVDS, HCSL, or CML) input clock	
8	V _{DD}	Power	Power supply	



Absolute Maximum Ratings

Parameter	Description	Condition	Min	Мах	Unit
V _{DD}	Supply voltage	Nonfunctional	-0.5	4.6	V
V _{IN} ^[2]	Input voltage, relative to V_{SS}	Nonfunctional	-0.5	lesser of 4.0 or V _{DD} + 0.4	V
V _{OUT} ^[2]	DC output or I/O voltage, relative to V_{SS}	Nonfunctional	-0.5	lesser of 4.0 or V _{DD} + 0.4	V
T _S	Storage temperature	Nonfunctional	-55	150	°C
ESD _{HBM}	Electrostatic discharge (ESD) protection (Human body model)	JEDEC STD 22-A114-B	2000	-	V
L _U	Latch up		Meets or exceeds JEDEC Spec JESD78B IC Latchup Test		D78B
UL-94	Flammability rating	At 1/8 in	V-0		
MSL	Moisture sensitivity level			3	

Operating Conditions

Parameter	Description	Condition	Min	Max	Unit
V _{DD}	Supply voltage	2.5-V supply	2.375	2.625	V
		3.3-V supply	3.135	3.465	V
T _A	Ambient operating temperature	Commercial	0	70	°C
		Industrial	-40	85	°C
t _{PU}	Power ramp time	Power-up time for V _{DD} to reach minimum specified voltage (power ramp must be monotonic).	0.05	500	ms



DC Electrical Specifications

(V_{DD} = 3.3 V ± 5% or 2.5 V ± 5%; T_A = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter	Description	Condition	Min	Мах	Unit
I _{DD}	Operating supply current	All LVPECL outputs floating (internal I _{DD})	_	45	mA
V _{IH}	Input high voltage, differential inputs IN and IN#		-	V _{DD} + 0.3	V
V _{IL}	Input low voltage, differential inputs IN and IN#		-0.3	-	V
V _{ID_LVDS} ^[3]	LVDS input differential amplitude	See Figure 2 on page 8	0.4	0.8	V
V _{ID_LVPECL} ^[3]	LVPECL/CML/HCSL input differential amplitude	See Figure 2 on page 8	0.4	1.0	V
V _{ICM}	Input common mode voltage	See Figure 2 on page 8	0.2	V _{DD} – 0.2	V
IIH	Input high current, differential inputs IN and IN#	Input = $V_{DD}^{[4]}$	-	150	μA
IIL	Input low current, differential inputs IN and IN#	Input = $V_{SS}^{[4]}$	-150	-	μA
V _{OH}	LVPECL output high voltage	Terminated with 50 Ω to V_DD – 2.0 $^{[5]}$	V _{DD} – 1.20	V _{DD} – 0.70	V
V _{OL}	LVPECL output low voltage	Terminated with 50 Ω to V_DD – 2.0 $^{[5]}$	V _{DD} – 2.0	V _{DD} – 1.63	V
C _{IN}	Input capacitance	Measured at 10 MHz; per pin	-	3	pF

Notes

V_{ID} minimum of 400 mV is required to meet all output AC Electrical Specifications. The device is functional with V_{ID} minimum of greater than 200 mV.
 Positive current flows into the input pin, negative current flows out of the input pin.
 Refer to Figure 3 on page 8.



AC Electrical Specifications

(V_{DD} = 3.3 V ± 5% or 2.5 V ± 5%; T_A = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter	Description	Condition	Min	Тур	Max	Unit
F _{IN}	Input frequency	Differential Input	DC	-	1.5	GHz
		Single-ended CMOS Input [6]	DC	_	250	MHz
F _{OUT}	Output frequency	F _{OUT} = F _{IN} , Differential Input	DC	-	1.5	GHz
		F _{OUT} = F _{IN} , Single-ended CMOS Input ^[6]	DC	-	250	MHz
V _{PP}	LVPECL differential output	Fout = DC to 150 MHz	600	-	-	mV
	voltage peak to peak, single-ended. terminated with 50 Ω to V _{DD} – 2.0 ^[7]	Fout = >150 MHz to 1.5 GHz	400	_	-	mV
t _{PD} ^[8]	Propagation delay differential input pair to differential output pair	Input rise/fall time < 1.5 ns (20% to 80%)	_	_	480	ps
t _{ODC} ^[9]	Output duty cycle	50% duty cycle at input, Frequency range up to 1 GHz, Differential input	48	_	52	%
		50% duty cycle at input, Frequency range up to 250MHz, Single-ended CMOS input ^[6]	45	_	55	%
t _{SK1} ^[10]	Output-to-output skew	Any output to any output, with same load conditions at DUT	-	-	20	ps
t _{SK1 D} ^[10]	Device-to-device output skew	Any output to any output between two or more devices. Devices must have the same input and have the same output load.	-	_	150	ps
PN _{ADD}	Additive RMS phase noise, 156.25-MHz input,	Offset = 1 kHz	-	-	-120	dBc/ Hz
	Rise/fall time < 150 ps (20% to 80%), V _{ID} > 400 mV or	Offset = 10 kHz	-	_	-130	dBc/ Hz
Input Sw	Input Swing = $3.0 \text{ V}^{[6]}$	Offset = 100 kHz	_	_	-135	dBc/ Hz
		Offset = 1 MHz	-	-	-145	dBc/ Hz
		Offset = 10 MHz	-	_	-153	dBc/ Hz
		Offset = 20 MHz	-	-	-155	dBc/ Hz

Notes

- Refer to Application Information on page 10.
 Refer to Figure 3 on page 8.
 Refer to Figure 4 on page 8.

Refer to Figure 5 on page 8.
 Refer to Figure 6 on page 9.



AC Electrical Specifications (continued)

(V_{DD} = 3.3 V ± 5% or 2.5 V ± 5%; T_A = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter	Description	Condition	Min	Тур	Мах	Unit
t _{JIT} ^[11]	Additive RMS phase jitter (Random)	156.25 MHz, 12 kHz to 20 MHz offset; input rise/fall time < 150 ps (20% to 80%), V _{ID} > 400 mV	_	-	0.15	ps
		156.25 MHz Sinewave, 12 kHz to 20 MHz offset, input rise/fall time < 150 ps (20% to 80%), Input Swing = $3.0 \vee [12]$	_	-	0.15	ps
t _R , t _F ^[13]	Output rise/fall time	50% duty cycle at input, 20% to 80% of full swing $(V_{OL} \text{ to } V_{OH})$ Input rise/fall time < 1.5 ns (20% to 80%)	_	-	250	ps

Notes

11. Refer to Figure 7 on page 9.
 12. Refer to Application Information on page 10.
 13. Refer to Figure 8 on page 9.



Switching Waveforms







Switching Waveforms (continued)









RMS Jitter $\propto \sqrt{}$ Area Under the Masked Phase Noise Plot

Figure 8. Output Rise/Fall Time





Application Information

CY2DP1502 can be used with a single ended CMOS input by biasing the Complementary Input Clock (INx#). "True" input pins (INx) of differential input pair can be fed with a single ended CMOS input signal. The "complementary" input pin (INx#) of the same differential input pair can be biased with Vref.

Figure 9 shows the schematic which can be used to give single ended CMOS input to the CY2DP1502.

The reference voltage Vref = VDD/2 is generated by the bias resistors R1, R2 and capacitor C0. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the Vref in the center of the input voltage swing. For example, if the input clock swing is 2.5 V and VDD = 3.3 V, Vref should be 1.25 V and R2/R1 = 0.609.



Figure 9. Application Example



Ordering Information

Part Number	Туре	Production Flow
Pb-free		
CY2DP1502SXC	8-pin SOIC	Commercial, 0 °C to 70 °C
CY2DP1502SXCT	8-pin SOIC – Tape and Reel	Commercial, 0 °C to 70 °C
CY2DP1502SXI	8-pin SOIC	Industrial, –40 °C to 85 °C
CY2DP1502SXIT	8-pin SOIC – Tape and Reel	Industrial, –40 °C to 85 °C
CY2DP1502ZXC	8-pin TSSOP	Commercial, 0 °C to 70 °C
CY2DP1502ZXCT	8-pin TSSOP – Tape and Reel	Commercial, 0 °C to 70 °C
CY2DP1502ZXI	8-pin TSSOP	Industrial, –40 °C to 85 °C
CY2DP1502ZXIT	8-pin TSSOP – Tape and Reel Industrial, –40 °C to 85 °C	

Ordering Code Definitions





Package Diagrams

Figure 10. 8-pin SOIC (150 Mils) S08.15/SZ08.15 Package Outline, 51-85066





Package Diagrams (continued)

Figure 11. 8-pin TSSOP 4.40 mm Body Z08.173/ZZ08.173 Package Outline, 51-85093





Acronyms

Acronym	Description	
ESD	electrostatic discharge	
HBM	human body model	
HCSL	high-speed current steering logic	
JEDEC joint electron devices engineering council		
LVDS	low-voltage differential signal	
LVCMOS low-voltage complementary metal oxide semiconductor		
LVPECL low-voltage positive emitter-coupled logic		
LVTTL low-voltage transistor-transistor logic		
RMS	root mean square	
TSSOP	thin shrunk small outline package	

Document Conventions

Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
dBc	decibels relative to the carrier			
GHz	gigahertz			
Hz	hertz			
kΩ	kilohm			
MHz	megahertz			
μA	microampere			
μF	microfarad			
μs	microsecond			
mA	milliampere			
ms	millisecond			
mV	millivolt			
ns	nanosecond			
Ω	ohm			
pF	picofarad			
ps	picosecond			
V	volt			
W	watt			



Document History Page

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2782891	CXQ	10/09/09	New data sheet.
*A	2838916	CXQ	01/05/2010	Changed status from "ADVANCE" to "PRELIMINARY". Changed from 0.34 ps to 0.25 ps maximum additive jitter in "Features" on page 1 and in t _{JIT} in the AC Electrical Specs table on page 4. Added t _{PU} spec to the Operating Conditions table on page 2. Change V _{OH} in the DC Electrical Specs table on page 3: minimum from V _{DD} 1.15V to V _{DD} - 1.20V; maximum from V _{DD} - 0.75V to V _{DD} - 0.70V. Removed V _{OD} spec from the DC Electrical Specs table on page 3. Added R _P spec in the DC Electrical Specs table on page 3. Min = 60 k Ω , Max = 140 k Ω . Added a measurement definition for C _{IN} in the DC Electrical Specs table on page 3. Added V _{PP} spec to the AC Electrical Specs table on page 4. V _{PP} min = 600 m ^N for DC - 150 MHz and min = 400 mV for 150 MHz to 1.5 GHz. Changed letter case and some names of all the timing parameters in the AC Electrical Specs table on page 4. Added condition to t _R and t _F specs in the AC Electrical specs table on page 4. Added condition to t _R and t _F specs in the AC Electrical specs table on page 4. Added condition to t _R and t _F specs in the AC Electrical specs table on page 4. Added condition to t _R and t _F specs in the AC Electrical specs table on page 4. Added condition to t _R and t _F specs in the AC Electrical specs table on page 4. Added condition to t _R and t _F specs in the AC Electrical specs table on page 4. Added condition to t _R and t _F specs in the AC Electrical specs table on page 4. Added condition to t _R and t _F specs in the AC Electrical specs table on page 4. Added condition to t _R and t _F specs in the AC Electrical specs table on page 4. Added condition to t _R and t _F specs in the AC Electrical specs table on page 4. Added condition to t _R and t _F specs in the AC Electrical specs table on page 4. Added condition to t _R and t _F specs in the AC Electrical specs table on page 4. Added condition to t _R and t _F specs in the AC Electrical specs table on page 4. Added condition to t _R and t _F specs table on page 4.
*В	3011766	CXQ	08/20/2010	Changed from 0.25 ps to 0.11 ps maximum additive jitter in "Features" on pag 1 and in t _{JIT} in the AC Electrical Specs table. Added note 3 to describe I _{IH} and I _{IL} specs. Removed reference to data distribution from "Functional Description". Changed R _P for differential inputs from 100 k Ω to 150 k Ω in the Logic Block Diagram and from 60 k Ω min / 140 k Ω max to 90 k Ω min / 210 k Ω max in the DC Electrical Specs table. Added max V _{ID} of 1.0V in DC Electrical Specs table. Updated phase noise specs for 1 k/10 k/100 k/1 M/10 M/20 MHz offset to -120/-130/-135/-150/-150/Bc/Hz, respectively, in the AC Electrical Spectable. Added "Frequency range up to 1 GHz" condition to t _{ODC} spec. Updated package diagrams. Added Acronyms and Ordering Code Definition.
*C	3017258	CXQ	08/27/2010	Corrected Output Rise/Fall time diagram.
*D	3100234	СХQ	11/18/2010	Updated Phase jitter to 0.15ps max from 0.11ps max. Changed V _{IN} and V _{OUT} specs from 4.0V to "lesser of 4.0 or V _{DD} + 0.4" Removed 200mA min LU spec, replaced with "Meets or exceeds JEDEC Spe JESD78B IC Latchup Test" Removed R _P spec for differential input clock pins IN _X and IN _X #. Changed C _{IN} condition to "Measured at 10 MHz". Changed PN _{ADD} specs for 1MHz, 10MHz, and 20MHz offsets.
*E	3137726	CXQ	01/13/2011	Removed "Preliminary" status heading. Removed resistors on IN/IN# from Logic Block Diagram.
*F	3137726	CXQ	01/13/2011	Rev'ed and posted
*G	3234654	VED	04/19/2011	Minor change, no content change.



Document History Page (continued)

Document Title: CY2DP1502, 1:2 LVPECL Fanout Buffer Document Number: 001-56308				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*H	3308039	CXQ	07/11/2011	Updated supported differential input clock types to include LVPECL/LVDS/CML in Features, Pin Defintions, and DC specs table sections. Broke out V_{ID} spec into V_{ID_LVDS} and V_{ID_LVPECL} specs. Updated 8-pin SOIC package spec.
*	3395868	PURU	10/05/11	Updated supported differential input clock types to include HCSL in Features, Pinouts, and DC Electrical Specifications table. Changed Min value of $V_{\rm ICM}$.
*J	3799048	PURU	12/05/2012	Updated Features: Added "Translates any single-ended input signal to 3.3 V LVPECL levels with resistor bias on INx# input".
				Updated AC Electrical Specifications: Added Note 6 and Note 12. Added F _{IN} parameter values for "Single Ended CMOS Input" condition (Minimum value = DC, Maximum value = 250 MHz). Added F _{OUT} parameter values for "Single Ended CMOS Input" condition (Minimum value = DC, Maximum value = 250 MHz). Updated t _{PD} parameter (Changed description from "Propagation delay input pair to output pair" to "Propagation delay differential input pair to differential output pair"). Added t _{ODC} parameter values for "Single Ended CMOS Input" condition (Minimum value = 45%, Maximum value = 55%). Updated Description of PN _{ADD} parameter (Replaced "Additive RMS phase noise, 156.25-MHz input, Rise/fall time < 150 ps (20% to 80%), V _{ID} > 400 mV" with "Additive RMS phase noise, 156.25-MHz input, Rise/fall time < 150 ps (20% to 80%), V _{ID} > 400 mV or Input Swing = 3.0 V ^[6] "). Added t _{JIT} parameter values for the Condition "156.25 MHz Sinewave, 12 kHz to 20 MHz offset, input rise/fall time < 150 ps (20% to 80%), Input Swing = 3.0 V ^[12] " (Maximum value = 0.15 ps). Added Application Information. Updated Package Diagrams: (spec 51-85093 – Changed revision from *C to *D. Updated in new template.
*1.4	0000500	DUDU	04/04/2010	
*K	3882598	PURU	01/24/2013	No technical updates. Completing sunset review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-56308 Rev. *K

Revised January 24, 2013

All products and company names mentioned in this document may be the trademarks of their respective holders.