

CY2DP814

1:4 Clock Fanout Buffer

Features

- Low-voltage operation
- V_{DD} = 3.3 V
- 1:4 fanout
- Single input configurable for LVDS, LVPECL, or LVTTL
- Four differential pairs of LVPECL outputs
- Drives 50-ohm load
- Low input capacitance
- Less than 4 ns typical propagation delay
- 85 ps typical output-to-output skew
- Commercial temperature range
- Available in TSSOP package

Logic Block Diagram

Description

The Cypress CY2 series of network circuits are produced using advanced 0.35-micron CMOS technology, achieving the industry's fastest logic.

The Cypress CY2DP814 fanout buffer features a single LVDS- or a single LVPECL-compatible input and four LVPECL output pairs.

Designed for data communications clock management applications, the fanout from a single input reduces loading on the input clock.

The CY2DP814 is ideal for both level translations from single-ended to LVPECL, and/or for the distribution of LVDS-based clock signals. The Cypress CY2DP814 has configurable input between logic families. The input can be selectable for an LVPECL, LVTTL or LVDS signal, while the output drivers support LVPECL capable of driving 50-ohm lines.



٠



Contents

Pin Configuration	
Pin Description	
Maximum Ratings	
Ordering Information	
Ordering Code Definition	
Package Drawing and Dimensions	
Acronyms	

Units of Measure	11
Document History Page	12
Sales, Solutions, and Legal Information	13
Worldwide Sales and Design Support	13
Products	13
PSoC Solutions	13



Pin Configuration

Figure 1. 16-Pin TSSOP/SOIC



16 pin TSSOP / SOIC

Pin Description

Pin Number	Pin Name	Pin Standard Interface	Description
6, 7	IN+, IN	Configurable	Differential input pair or single line. LVPECL default. See CONFIG below.
2	CONFIG	LVTTL/LVCMOS	Converts inputs from the default LVPECL/LVDS(logic = 0) to LVTTL/LVCMOS(logic = 1). See Figure 6 on page 8 and Figure 7 on page 9 for additional information
1, 8	EN1, EN2	LVTTL/LVCMOS	Enable/disable logic. See Function Table below for details.
16, 15, 14, 13, 12, 11, 10, 9	Q1A, Q1B, Q2A, Q2B, Q3A, Q3B, Q4A, Q4B	LVPECL	Differential outputs.
3, 4	V _{DD}	POWER	Positive supply voltage.
5	GND	POWER	Ground.



Maximum Ratings^[1, 2]

Storage temperature:65 $^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$	
Ambient temperature: 0 °C to 70 °C	
Supply voltage to ground potential	
(Inputs and V_CC only)–0.3 V to 4.6 V	

Table 1. EN1 EN2 Function Table

VlaguZ	voltage	to	around	potential
Cappij	ronago		ground	potoritia

(Outputs only)	-0.3 V to V _{DD} + 0.3 V
DC input voltage	-0.3 V to V _{DD} + 0.3 V
DC output voltage	-0.3 V to V _{DD} + 0.9 V
Power dissipation	0.75 W

Enable	e Logic	Input		Outputs	
EN1	EN2	IN+	IN–	QnA	QnB
Н	Н	Н	L	Н	L
Н	L	Н	L	Н	L
L	L	Н	L	Н	L
L	Н	Х	Х	Z	Z

Table 2. Input Receiver Configuration for Differential or LVTTL/LVCMOS

CONFIG Pin 2 Binary Value Input Receiver Family		Input Receiver Type		
1 LVTTL in LVCMOS		Single ended, non-inverting, inverting, void of bias resistors.		
0		Low voltage differential signaling		
		Low voltage pseudo (positive) emitter coupled logic		

Table 3. Function Control of the TTL Input Logic Used to Accept or Invert the Input Signal

LVTTL/LVCMOS INPUT LOGIC				
	Input Condition Input Logic		Output Logic Q pins	
Ground	IN– Pin 7	-	_	
	IN+ Pin 6	Input	True	
V _{CC}	IN– Pin 7	-	_	
	IN+ Pin 6	Input	Invert	
Ground	IN+ Pin 6	-	_	
	IN– Pin 7	Input	Invert	
V _{CC}	IN+ Pin 6	-	_	
	IN– Pin 7	Input	True	

Table 4. Power Supply Characteristics

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
I _{CCD}	Dynamic power supply current	V _{DD} = Max Input toggling 50% duty cycle, outputs loaded	-	1.5	2.0	mA/MHz
I _C	Total power supply current	V _{DD} = Max input toggling 50% duty cycle, outputs loaded, fL= 100 MHz	Ι	90	100	mA

Notes

Stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. This is intended to be a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
 Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.



Table 5. DC Electrical Characteristics: 3.3 V–LVDS Input

Parameter	Description	Conditions			Тур	Max	Unit
V _{ID}	Magnitude of differential input voltage			100		600	mV
V _{IC}	Common-mode of differential input voltage IV _{ID} I (min. and max.)			I V _{ID} I /2	2.4 (IV _{ID}	-	V
I _{IH}	Input high current	V _{DD} = Max	$V_{IN} = V_{DD}$	-	±10	±20	μΑ
IIL	Input low current	V _{DD} = Max	$V_{IN} = V_{SS}$	-	±0	±20	μΑ
l	Input high current	$V_{DD} = Max, V_{IN} = V_{DD}(max)$		-	Ι	±20	μΑ

Table 6. DC Electrical Characteristics: 3.3 V–LVPECL Input

Parameter	Description	Condition	Condition		Тур	Max	Unit
I V _{ID} I	Differential input voltage p-p	Guaranteed logic high level	-	400	-	2600	mV
VCM	Common-mode voltage		-	1650	-	2250	mV
I _{IH}	Input high current	V _{DD} = Max	$V_{IN} = V_{DD}$	-	±10	±20	μΑ
I _{IL}	Input low current	V _{DD} = Max	$V_{IN} = V_{SS}$	-	±10	±20	μΑ
I _I	Input high current	$V_{DD} = Max, V_{IN} = V_{DD}(max.)$	-	_	-	±20	μΑ

Table 7. DC Electrical Characteristics: 3.3 V–LVTTL/LVCMOS Input

Parameter	Description	Condition		Min	Тур	Max	Unit
V _{IH}	Input high voltage	Guaranteed logic high level	-	2	-		V
V _{IL}	Input low voltage	Guaranteed logic low level	-	_	-	0.8	V
I _{IH}	Input high current	V _{DD} = Max	V _{IN} = 2.7 V	-	-	1	μΑ
IIL	Input low current	V _{DD} = Max	V _{IN} = 0.5 V	_	-	-1	μΑ
I _I	Input high current	$V_{DD} = Max, V_{IN} = V_{DD}(max)$	-	_	-	20	μΑ
V _{IK}	Clamp diode voltage	$V_{DD} = Min, I_{IN} = -18 mA$	-	_	-0.7	-1.2	V
V _H	Input hysteresis	-	-	—	80	-	mV

Table 8. DC Electrical Characteristics: 3.3 V–LVPECL Output

Parameter	Description	Condition		Min	Тур	Max	Unit
I V _{OD} I	Driver differential output voltage p-p	V_{DD} = Min, V_{IN} = V_{IH} or V_{IL}	RL = 50 ohm	1000	-	3600	mV
I V _{OC} I	Driver common-mode p-p	V_{DD} = Min, V_{IN} = V_{IH} or V_{IL}	RL = 50 ohm	-	-	226	mV
Rise Time	Differential 20% to 80%	CL-10 pF RL and CL to GND	RL = 50 ohm	300		800	ps
Fall Time							
V _{OH}	Output high voltage	V_{DD} = Min, V_{IN} = V_{IH} or V_{IL}	I _{OH} = -12 mA	2.1	-	3.0	V
V _{OL}	Output low voltage	User-defined (see Figure 1)		-	-		V
I _{OS}	Short circuit current	V _{DD} = Max, V _{OUT} = G _{ND}		-125	-	-150	mA

Table 9. AC Switching Characteristics at 3.3 V V_{DD} = 3.3 V \pm 5%, Temperature = 0 °C to 70 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
IN [+,-] to Q[A,B] Data & Clock Speed						
t _{PLH}	Propagation delay—low to high	V _{OD} = 100 mV	3	4	5	ns
t _{PHL}	Propagation delay—High to low		3	4	5	ns
t _{PD}	Propagation delay	-	3	4	5	ns
EN [1,2] to Q[A,B] Control Speed						
t _{PE}	Enable (EN) to functional operation	-	—	-	6	ns





Table 9. AC Switching Characteristics at 3.3 V V_{DD} = 3.3 V \pm 5%, Temperature = 0 °C to 70 °C

t _{pd}	Functional operation to disable	-	-	-	5	ns
t _{SK(0)}	Output Skew: Skew between outputs of the same package (in phase)	-	_	0.085	0.2	ns
t _{SK(p)}	Pulse Skew: Skew between opposite transitions of the same output (t _{PHL} -t _{PLH})	_	-	0.2	-	ns
t _{SK(t)}	Package Skew: Skew between outputs of different packages at the same power supply voltage, temper- ature and package type. Same input signal level and output load.	V _{ID} = 100 mV	_	-	1	ns

Figure 2. Differential PECL Output



Table 10.	High-frequency	Parametrics
-----------	-----------------------	-------------

Parameter	Description	Conditions	Min	Тур	Max	Unit
Fmax	Maximum frequency V _{DD} = 3.3 V	50% duty cycle tW(50–50) Standard Load Circuit			450	MHz
	Maximum frequency V _{DD} = 3.3 V	20% duty cycle tW(20–80) LVPECL Input Vin = V _{IH} (Max)/V _{IL} (Min) Vout = V _{OH} (Min)/V _{OL} (Max) (Limit)			175	MHz
TW	Minimum pulse V _{DD} = 3.3 V	$ \begin{array}{l} LVPECL Input \\ Vin = V_{IH}(Max)/V_{IL}(Min) \ F = 100 \ MHz \\ Vout = V_{OH}(Min)/V_{OL}(Max) \ (Limit) \end{array} $	900			ps



Figure 3. Differential Receiver to Driver Propagation Delay and Driver Transition Time^[3, 4, 5, 6, 7]



Figure 4. Test Circuit and Voltage Definitions for the Driver Common-mode Output Voltage^[3, 4, 5, 7, 8]





Notes

- 3. RL = 50 ohm ± 1%; Zline = 50 ohm 6 = Ó.
- 4.
- 5.
- 6.
- RL = 50 offin # 1%, Zille = 50 offin 6 = 0. CL includes instrumentation and fixture capacitance within 6 mm of the UT. TPA and B are used for prop delay and rise/fall measurements. TPC is used for VOC measurements only and otherwise connected to $V_{DD} 2$. When measuring Tr/Tf, tpd, V_{OD} point TPC is held at $V_{DD} 2$. 0 V. LVCMOS/LVTTL single-ended input value. Ground either input: when on the B side, non-inversion takes place. If A side is grounded, the signal becomes the complement of the input on B side. See Table 3. V 7.
- V_{OC} measurement requires equipment with a 3-dB bandwidth of at least 300 MHz. 8.







Figure 5. Test Circuit and Voltage Definitions for the Differential Output Signal ^[9, 10, 11, 12, 13]





Notes

- 9. RL = 50 ohm ± 1%; Zline = 50 ohm 6 = Ó.
- 10. CL includes instrumentation and fixture capacitance within 6 mm of the UT.
- The latter of the input of the input of the signal becomes the complement of the off.
 The and B are used for prop delay and rise/fall measurements. TPC is used for VOC measurements only and otherwise connected to VDD 2.
 When measuring Tr/Tf, tpd, VOD point TPC is held at VDD 2.0 V.
 LVCMOS/LVTTL single-ended input value. Ground either input: when on the B side, non-inversion takes place. If A side is grounded, the signal becomes the complement of the input on B side. See Table 3.
- 14. V_{OC} measurement requires equipment with a 3-dB bandwidth of at least 300 MHz.
- 15. All input pulses are supplied by a frequency generator with the following characteristics: t_R and t_F ≤ 1 ns; pulse re-rate = 50 Mpps; pulse width = 10 ± 0.2 ns.



Figure 7. LVTTL/LVCMOS





Ordering Information

Part Number	Package Type	Product Flow	
Pb free			
CY2DP814ZXC	16-pin TSSOPCommercial, 0 °C to 70 °C		
CY2DP814ZXCT	16-pin TSSOP–Tape and Reel	Commercial, 0 °C to 70 °C	

Ordering Code Definition



Package Drawing and Dimensions

Figure 9. 16-Pin TSSOP 4.40 mm Body Z16.173



DIMENSIONS IN MMEINCHESI MIN. MAX. REFERENCE JEDEC MO-153 PACKAGE WEIGHT 0.05gms

PART #		
Z16.173	STANDARD PKG.	
ZZ16.173	LEAD FREE PKG.	



51-85091 *C



Acronyms

Acronym	Description
CMOS	complementary metal oxide semiconductor
LVCMOS	low-voltage CMOS logic
LVDS	low-voltage differential signaling
LVPECL	low-voltage pseudo (positive) emitter-coupled logic
LVTTL	low-voltage transistor-transistor logic
TSSOP	thin shrink small outline package

Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μA	microamperes			
mV	millivolt			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
ps	picosecond			
V	volts			
W	watts			



Document History Page

	t Title: CY2D t Number: 38	P814 1:4 Cloc 3-07060	k Fanout Bu	uffer
REV.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	10785	06/07/01	IKA	Convert from IMI to Cypress
*A	115610	07/02/02	СТК	Range of VCM
*B	122746	12/15/02	RBI	Added power-up requirements to maximum ratings information.
*C	382376	See ECN	RGL	Added Lead-free device for TSSOP commercial Removed pruned parts Added typical values
*D	403374	See ECN	RGL	Added Lead-free for TSSOP Industrial
*E	2595534	10/23/08	CXQ	Removed CY2DP814ZC from the Ordering Information Updated template
*F	2904795	04/05/2010	TSV	Removed inactive part number CY2DP814ZCT from the Ordering Information table. Updated package diagram.
*G	3052284	10/08/2010	CXQ	Removed CY2DP814ZXI and CY2DP814ZXIT from Ordering Information. Updated Package Drawing and Dimensions and Sales, Solutions, and Legal Information. Updated Features to mention commercial temperature range. Changed ambient temperature to 0°C to 70°C Changed temperature range to 0°C to 70°C in Table 9.
*Н	3342673	08/12/2011	PURU	Updated footnotes Added Ordering Code Definition Added Acronyms Added Units of Measure Added Contents



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2005-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-07060 Rev. *H