

CY62126ESL MoBL®Automotive

1-Mbit (64K x 16) Static RAM

Features

■ Very high speed: 45 ns

■ Wide voltage range: 2.2 V to 3.6 V and 4.5 V to 5.5 V

■ Ultra low standby power

Typical standby current: 1 μA

Maximum standby current: 4 μA

■ Ultra low active power

□ Typical active current: 1.3 mA at f = 1 MHz

■ Easy memory expansion with CE, and OE features

■ Automatic power down when deselected

 Complementary metal oxide semiconductor (CMOS) for optimum speed and power

Available in Pb-free 44-Pin thin small outline package (TSOP) II package

Functional Description

The CY62126ESL is a high performance CMOS static RAM organized as 64K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an


automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99 percent when deselected ($\overline{\text{CE}}$ HIGH). The input and output pins (I/O $_0$ through I/O $_{15}$) are placed in a high impedance state when the device is deselected ($\overline{\text{CE}}$ HIGH), the outputs are disabled ($\overline{\text{OE}}$ HIGH), both Byte High Enable and Byte Low Enable are disabled ($\overline{\text{BHE}}$, BLE HIGH) or during a write operation ($\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW).

 $\overline{\text{To}}$ write to the device, take Chip Enable $\overline{(CE)}$ and Write Enable $\overline{(WE)}$ inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇) is written into the location specified on the address pins (A₀ through A₁₅). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₅).

To read from the device, take Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See the Truth Table on page 11 for a complete description of read and write modes.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.

Logic Block Diagram





CY62126ESL MoBL® Automotive

Contents


Pin Configuration	3
Product Portfolio	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
Data Retention Characteristics	6
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	12
Ordering Code Definitions	12
Package Diagram	13
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16
Products	16
PSoC Solutions	16



Pin Configuration





Product Portfolio

				Power Dissipation					
Product Range		V Danna (M. [2]	Speed	Operating I _{CC} , (mA)				Standby, I _{SB2}	
Floudet	Range	V _{CC} Range (V) [2]	(ns)	f = 1MHz		f = 1MHz f = f _n		(µ	A)
				Typ [3]	Max	Typ [3]	Max	Typ [3]	Max
CY62126ESL	Auto-A	2.2 V-3.6 V and 4.5 V-5.5 V	45	1.3	2	11	16	1	4

Notes

- 1. NC pins are not connected on the die.
- 2. Datasheet specifications are not guaranteed for $\rm V_{CC}$ in the range of 3.6 V to 4.5 V.
- 3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Ambient temperature with power applied 55 °C to +125 °C Supply voltage to ground potential-0.5 V to 6.0 V DC voltage applied to outputs

in High Z state [4, 5]-0.5 V to 6.0 V DC input voltage [4, 5]-0.5 V to 6.0 V

Output current into outputs (low)	20 mA
Static discharge voltage(MIL-STD-883, method 3015)	> 2001 V
Latch-up current	> 200 mA

Operating Range

Device	Range	Ambient Temperature	V CC ^[6]
CY62126ESL	Automotive-A	–40 °C to +85 °C	2.2 V–3.6 V, and 4.5 V–5.5 V

Electrical Characteristics

Over the Operating Range

					45 ns	\$	
Parameter	Description	Test Co	Test Conditions			Max	Unit
V _{OH}	Output high voltage	2.2 ≤ V _{CC} ≤ 2.7	I _{OH} = -0.1 mA	2.0	_	-	V
		2.7 ≤ V _{CC} ≤ 3.6	I _{OH} = -1.0 mA	2.4	_	-	
		4.5 ≤ V _{CC} ≤ 5.5	I _{OH} = -1.0 mA	2.4	_	-	
V _{OL}	Output low voltage	2.2 ≤ V _{CC} ≤ 2.7	I _{OL} = 0.1 mA	_	_	0.4	V
		2.7 ≤ V _{CC} ≤ 3.6	I _{OL} = 2.1mA	_	_	0.4	
		4.5 ≤ V _{CC} ≤ 5.5	I _{OL} = 2.1mA	_	_	0.4	
V _{IH}	Input high voltage	2.2 ≤ V _{CC} ≤ 2.7		1.8	_	V _{CC} + 0.3	V
		2.7 ≤ V _{CC} ≤ 3.6		2.2	_	V _{CC} + 0.3	
		$4.5 \le V_{CC} \le 5.5$			_	V _{CC} + 0.5	
V _{IL}	Input low voltage	put low voltage $2.2 \le V_{CC} \le 2.7$				0.6	V
		2.7 ≤ V _{CC} ≤ 3.6		-0.3	_	0.8	
		4.5 ≤ V _{CC} ≤ 5.5			_	0.8	
I _{IX}	Input leakage current	$GND \le V_1 \le V_{CC}$		-1	_	+1	μΑ
I _{OZ}	Output leakage current	GND \leq V _O \leq V _{CC} , Output d	sabled	-1	_	+1	μΑ
I _{CC}	V _{CC} operating supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$	_	11	16	mA
	current	f = 1 MHz	I _{OUT} = 0 mA, CMOS levels	_	1.3	2.0	
I _{SB1}	Automatic CE power-down current — CMOS Inputs	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}, \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V} \text{ or } \text{V}_{\text{IN}} \le 0.2 \text{ V},$ f = f _{max} (address and data only), f = 0 ($\overline{\text{OE}}$ and $\overline{\text{WE}}$), $\text{V}_{\text{CC}} = \text{V}_{\text{CC}(\text{max})}$			1	4	μА
I _{SB2} [8]	Automatic CE power-down current — CMOS inputs	$\overline{CE} \ge V_{CC} - 0.2 \text{ V, } V_{IN} \ge V$ $f = 0, V_{CC} = V_{CC(max)}$	$_{\rm CC}$ – 0.2 V or $V_{\rm IN}$ \leq 0.2 V,	_	1	4	μА

- A V_{IL}(min) = -2.0 V for pulse durations less than 20 ns.
 5. V_{IH}(max) = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 6. Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V_{CC} (min) and 200 μs wait time after V_{CC} stabilization.
 7. Typical values are included for reference only and are not guaranteed or tested. Typical values are successful.
- 8. Chip enable (CE) must be HIGH at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.




Capacitance

Parameter ^[9]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	10	pF
C _{OUT}	Output capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

Thermal Resistance

Parameter ^[9]	Parameter ^[9] Description Test Conditions			Unit
Θ_{JA}	Thermal resistance (Junction to ambient)	Still air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	28.2	°C/W
ΘJC	Thermal resistance (Junction to case)		3.4	°C/W

Figure 1. AC Test Loads and Waveforms



Parameters	2.50 V	3.0 V	5.0 V	Unit
R1	16600	1103	1800	Ω
R2	15400	1554	990	Ω
R _{TH}	8000	645	639	Ω
V _{TH}	1.2	1.75	1.77	V

Note

^{9.} Tested initially and after any design or process changes that may affect these parameters




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions			Typ [10]	Max	Unit
V_{DR}	V _{CC} for data retention			1.5	-	-	V
I _{CCDR^[11]}	Data retention current	$\overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	V _{CC} = 1.5 V	-	_	3	μА
t _{CDR} [12]	Chip deselect to data retention time			0	_	1	ns
t _R [13]	Operation recovery time			45	_	_	ns

Figure 2. Data Retention Waveform



- 10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

 11. Chip enable (CE) must be HIGH at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

 12. Tested initially and after any design or process changes that may affect these parameters.

- 13. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100~\mu s$ or stable at $V_{CC(min)} \ge 100~\mu s$.



Switching Characteristics

Over the Operating Range

D	2	45	ns	
Parameter ^[14]	Description	Min	Max	Unit
Read Cycle			<u>'</u>	
t _{RC}	Read cycle time	45	_	ns
t _{AA}	Address to data valid	_	45	ns
t _{OHA}	Data hold from address change	10	-	ns
t _{ACE}	CE LOW to data valid	_	45	ns
t _{DOE}	OE LOW to data valid	-	22	ns
t _{LZOE}	OE LOW to Low Z [15]	5	-	ns
t _{HZOE}	OE HIGH to High Z [15, 16]	_	18	ns
t _{LZCE}	CE LOW to Low Z [15]	10	-	ns
t _{HZCE}	CE HIGH to High Z [15, 16]	_	18	ns
t _{PU}	CE LOW to power up	0	-	ns
t _{PD}	CE HIGH to power up	_	45	ns
t _{DBE}	BHE / BLE LOW to data valid	_	22	ns
t _{LZBE}	BHE / BLE LOW to Low Z [15]	5	-	ns
t _{HZBE}	BHE / BLE HIGH to High Z [15, 16]	_	18	ns
Write Cycle [17]				
t _{WC}	Write cycle time	45	_	ns
t _{SCE}	CE LOW to write end	35	-	ns
t _{AW}	Address setup to write end	35	-	ns
t _{HA}	Address Hold from write end	0	_	ns
t _{SA}	Address setup to write start	0	-	ns
t _{PWE}	WE pulse width	35	_	ns
t _{BW}	BHE / BLE pulse width	35	_	ns
t _{SD}	Data setup to write end	ta setup to write end 25 –		ns
t _{HD}	Data hold from write end	m write end 0 -		ns
t _{HZWE}	WE LOW to High Z [15, 16]	_	18	ns
t _{LZWE}	WE HIGH to Low Z [15]	10	_	ns

Notes

^{14.} Test Conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" on page 5.

15. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZDE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZOE} any given device.

^{16.} t_{HZOE}, t_{HZOE}, t_{HZDE}, and t_{HZWE} transitions are measured when the <u>output</u> enter a high impedance state.

17. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



Switching Waveforms

Figure 3. Read Cycle No. 1 (Address Transition Controlled) [18, 19]





Figure 4. Read Cycle No. 2 (OE Controlled) [19, 20]



Notes

18. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{lL}$.

19. WE is high for read cycles.

^{20.} Address valid before or similar to $\overline{\text{CE}}$ transition low.



Switching Waveforms (continued)

Figure 5. Write Cycle No. 1 (WE Controlled, OE HIGH During Write) [21, 22]





Figure 6. Write Cycle No. 2 (CE Controlled) [21, 22]



Notes

- 21. Data I/O is high impedance if $\overline{\mathsf{OE}} = \mathsf{V}_{\mathsf{IH}}$.
 22. If $\overline{\mathsf{CE}}$ goes high simultaneously with $\overline{\mathsf{WE}}$ high, the output remains in high impedance state.
 23. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 7. Write Cycle No. 3 (WE Controlled, OE LOW) [24]





Figure 8. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [24]



 $[\]begin{tabular}{ll} \textbf{Notes} \\ 24. If $\overline{\sf CE}$ goes high simultaneously with $\overline{\sf WE}$ high, the output remains in high impedance state. \\ 25. During this period, the I/Os are in output state. Do not apply input signals. \\ \end{tabular}$



Truth Table

CE [26]	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X	X	Х	Х	High Z	Deselect or power-down	Standby (I _{SB})
L	X	X	Н	Н	High Z	Output disabled	Active (I _{CC})
L	Η	L	L	L	Data out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data out (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Read	Active (I _{CC})
L	Н	Н	L	L	High Z	Output disabled	Active (I _{CC})
L	Η	Η	Н	L	High Z	Output disabled	Active (I _{CC})
L	Η	Η	L	Н	High Z	Output disabled	Active (I _{CC})
L	┙	X	L	L	Data in (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	L	X	Н	L	Data in (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data in (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Write	Active (I _{CC})

Note

26. Chip enable must be at CMOS levels (not floating). Intermediate voltage levels on this pin is not permitted.




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62126ESL-45ZSXA	51-85087	44-Pin TSOP II (Pb-free)	Automotive-A

Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions





Package Diagram

Figure 9. 44-Pin Thin Small Outline Package Type II, 51-85087





Acronyms

Acronym	Description		
BHE	byte high enable		
BLE	byte low enable		
CMOS	complementary metal oxide semiconductor		
CE	chip enable		
I/O	input/output		
ŌĒ	output enable		
SRAM	static random access memory		
TSOP	thin small outline package		
WE	write enable		

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celcius		
μΑ	micro Amperes		
mA	milli Amperes		
MHz	Mega Hertz		
mV	milli Volts		
ns	nano seconds		
pF	pico Farad		
V	Volts		
Ω	Ohms		
W	Watts		



Document History Page

	Document Title: CY62126ESL MoBL [®] Automotive 1-Mbit (64K x 16) Static RAM Document Number: 001-66522							
Revision	ECN	Submission Date	Orig. of Change	Description of Change				
**	3144223	01/17/2011	RAME	New datasheet for Automotive parts				





Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive
Clocks & Buffers cypress.com/go/clocks
Interface cypress.com/go/interface
Lighting & Power Control cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-66522 Rev. **

Revised January 17, 2011

Page 16 of 16

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.