



CY74FCT16245T/2245T CY74FCT16445T/2H245T

16-Bit Transceiver

Features

- Low power, pin-compatible replacement for ABT functions
 - ECL speed at 4.1 ns
 - Power-off disable outputs permits live insertion
 - Edge-rate control circuitry for significantly improved noise characteristics
 - Typical output skew < 250 ps
 - ESD > 2000 V
 - TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
 - Extended commercial range of -40°C to +85°C
 - $V_{DD} = 5V \pm 10\%$
- CY74FCT16245T Features:*
- 64 mA sink current (Com'l), 32 mA source current (Com'l)
 - Typical V_{OLP} (ground bounce) < 1.0V at $V_{DD} = 5V$, $T_A = 25^\circ C$
- CY74FCT162245T Features:*
- Balanced output drivers: 24 mA

Reduced system switching noise

- Typical V_{OLP} (ground bounce) < 0.6V at $V_{DD} = 5V$, $T_A = 25^\circ C$

CY74FCT16445T Features:

- 64 mA sink current (Com'l), 32 mA source current (Com'l)
- Reduces system loading

CY74FCT162H245T Feature:

- Bus hold on data inputs
- Eliminates the need for external pull-up or pull-down resistors

Functional Description

These 16-bit transceivers are designed for use in bidirectional synchronous communication between two buses, where high speed and low power are required. With the exception of the CY74FCT16245T, these devices can be operated either as two independent octals or a single 16-bit transceiver. Direction of data flow is controlled by (DIR), the Output Enable (OE) transfers data when LOW and isolates the buses when HIGH. The output buffers are designed with power off dis-

able capability to allow for live insertion of boards.


The CY74FCT16245T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

The CY74FCT162245T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162245T is ideal for driving transmission lines.

The CY74FCT16445T is designed for 16-bit operation, reducing control lines from two OE and two DIR pins to one OE and one DIR pin to reduce loading.


The CY74FCT162H245T is a 24-mA balanced output part that has bus hold on the data inputs. The device retains the input's last state whenever the input goes to high impedance. This eliminates the need for pull-up/down resistors and prevents floating inputs.

Logic Block Diagrams CY74FCT16245T, CY74FCT162245T,
CY74FCT162H245T





CY74FCT16245T/2245T CY74FCT16445T/2H245T



Pin Description

Name	Description
OE	Three-State Output Enable Inputs (Active LOW)
DIR	Direction Control
A	Inputs or Three-State Outputs ^{[1][2]}
B	Inputs or Three-State Outputs ^{[1][2]}

Maximum Ratings^[3, 4]

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature Com'l -55°C to +125°C

Ambient Temperature with Power Applied Com'l -55°C to +125°C

DC Input Voltage -0.5V to +7.0V

DC Output Voltage -0.5V to +7.0V

DC Output Current (Maximum Sink Current/Pin) -60 to +120 mA

Notes:

1. On CY74FCT16245T these pins have bus hold.
2. H = HIGH Voltage Level, L = LOW Voltage Level.
3. X = Don't Care, Z = High Impedance.
4. Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Function Table^[2]

Inputs		Outputs
OE	DIR	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	High Z State

Power Dissipation 1.0W
Static Discharge Voltage >200V (per MIL-STD-883, Method 3015)

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	-40°C to +85°C	5V ± 10%



**CY74FCT16245T/2245T
CY74FCT16445T/2H245T**

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
V _{IH}	Input HIGH Voltage		2.0			V
V _{IL}	Input LOW Voltage				0.8	V
V _H	Input Hysteresis ^[6]			100		mV
V _{IK}	Input Clamp Diode Voltage	V _{CC} =Min., I _{IN} =-18 mA		-0.7	-1.2	V
I _{IH}	Input HIGH Current	Standard	V _{CC} =Max., V _I =V _{CC}		±1	µA
		Bus Hold			±100	
I _{IL}	Input LOW Current	Standard	V _{CC} =Max., V _I =GND		±1	µA
		Bus Hold			±100	µA
I _{BHI} I _{BHI}	Bus Hold Sustain Current on Bus Hold Input ^[7]	V _{CC} =Min., V _I =2.0V	-50			µA
		V _I =0.8V	+50			
I _{BHIO} I _{BHIO}	Bus Hold Overdrive Current on Bus Hold Input ^[7]	V _{CC} =Max., V _I =1.5V			TBD	mA
I _{OZH}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =2.7V			±1	µA
I _{OZI}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =0.5V			±1	µA
I _{OS}	Short Circuit Current ^[8]	V _{CC} =Max., V _{OUT} =GND	-80	-140	-200	mA
I _O	Output Drive Current ^[9]	V _{CC} =Max., V _{OUT} =2.5V	-50		-160	mA
I _{OFF}	Power-Off Disable	V _{CC} =0V, V _{OUT} ≤4.5V			±1	µA

Output Drive Characteristics for CY74FCT16245T, CY74FCT16445T

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-3 mA	2.5	3.5		V
		V _{CC} =Min., I _{OH} =-15 mA	2.4	3.5		V
		V _{CC} =Min., I _{OH} =-32 mA	2.0	3.0		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =64 mA		0.2	0.55	V

Output Drive Characteristics for CY74FCT162245T, CY74FCT162H245T

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
I _{ODL}	Output LOW Current ^[6]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	60	115	150	mA
I _{ODH}	Output HIGH Current ^[6]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	-60	-115	-150	mA
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-24 mA	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =24 mA		0.3	0.55	V

Notes:

- 5. Typical values are at V_{CC}=5.0V, T_A=+25°C ambient.
- 6. This parameter is guaranteed but not tested.
- 7. Pins with bus hold are described in Pin Description.
- 8. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.



CY74FCT16245T/2245T CY74FCT16445T/2H245T

Capacitance^[6] ($T_A = +25^\circ C$, $f = 1.0 \text{ MHz}$)

Parameter	Description	Test Conditions	Typ. ^[5]	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$	4.5	6.0	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	5.5	8.0	pF

Power Supply Characteristics

Parameter	Description	Test Conditions	Typ. ^[5]	Max.	Unit
I_{CC}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$	$V_{IN} \leq 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$	5	500 μA
ΔI_{CC}	Quiescent Power Supply Current (TTL inputs HIGH)	$V_{CC} = \text{Max.}$	$V_{IN} = 3.4V$ ^[9]	0.5	1.5 mA
I_{CCD}	Dynamic Power Supply Current ^[10]	$V_{CC} = \text{Max.}$, One Input Toggling, 50% Duty Cycle, Outputs Open, $OE = DIR = GND$	$V_{IN} = V_{CC}$ or $V_{IN} = GND$	60	100 $\mu A / MHz$
I_C	Total Power Supply Current ^[11]	$V_{CC} = \text{Max.}$, $f_1 = 10 \text{ MHz}$, 50% Duty Cycle, Outputs Open, One Bit Toggling, $OE = DIR = GND$	$V_{IN} = V_{CC}$ or $V_{IN} = GND$	0.6	1.5 mA
			$V_{IN} = 3.4V$ or $V_{IN} = GND$	0.9	2.3 mA
		$V_{CC} = \text{Max.}$, $f_1 = 2.5 \text{ MHz}$, 50% Duty Cycle, Outputs Open, Sixteen Bits Toggling, $OE = DIR = GND$	$V_{IN} = V_{CC}$ or $V_{IN} = GND$	2.4	4.5 ^[12] mA
			$V_{IN} = 3.4V$ or $V_{IN} = GND$	6.4	16.5 ^[12] mA

Notes:

- 9. Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND .
- 10. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 11. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} N_1 + I_{CCD} (f_1/2 + 1) N_1$
 I_{CC} = Quiescent Current with CMOS input levels
 ΔI_{CC} = Power Supply Current for a TTL HIGH input
 N_1 = Duty Cycle for TTL inputs HIGH

- N_1 = Number of TTL inputs at D_{TH}
- I_{CCD} = Dynamic Current caused by an input transition pair (HLH or LHL)
- f_1 = Clock frequency for registered devices, otherwise zero
- f_1 = Input signal frequency
- N_1 = Number of inputs changing at f_1
- All currents are in millamps and all frequencies are in megahertz.
- 12. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.



CY74FCT16245T/2245T CY74FCT16445T/2H245T

Switching Characteristics Over the Operating Range

Parameter	Description	74FCT16245T 74FCT162245T 74FCT16445T 74FCT162H245T		74FCT16245AT 74FCT162245AT 74FCT16445AT 74FCT162H245AT		74FCT16245CT 74FCT162245CT 74FCT16445CT 74FCT162H245CT		Unit	Fig. No. ^[14]
		Min. ^[13]	Max.	Min. ^[13]	Max.	Min. ^[13]	Max.		
t_{PHH} t_{PHL}	Propagation Delay Data to Output A to B, B to A	1.5	7.0	1.5	4.5	1.5	4.1	ns	1, 3
t_{PZH} t_{PZL}	Output Enable Time OE to A or B	1.5	9.5	1.5	6.2	1.5	5.8	ns	1, 7, 8
t_{PHZ} t_{PLZ}	Output Disable Time OE to A or B	1.5	7.5	1.5	5.0	1.5	4.8	ns	1, 7, 8
t_{PZH} t_{PZL}	Output Enable Time DIR to A or B	1.5	9.5	1.5	6.2	1.5	5.8	ns	1, 7, 8
t_{PLZ} t_{PZH}	Output Disable Time DIR to A or B	1.5	7.5	1.5	5.0	1.5	4.8	ns	1, 7, 8
$t_{SK(O)}$	Output Skew ^[15]		0.5		0.5		0.5	ns	—

Notes:

- 13. Minimum limits are guaranteed but not tested on Propagation Delays.
- 14. See "Parameter Measurement Information" in the General Information Section.

- 15. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.



**CY74FCT16245T/2245T
CY74FCT16445T/2H245T**

Ordering Information CY74FCT16245

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.1	CY74FCT16245CTPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16245CTPVC	O48	48-Lead (300-Mil) SSOP	
4.5	CY74FCT16245ATPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16245ATPVC	O48	48-Lead (300-Mil) SSOP	
7.0	CY74FCT16245TPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16245TPVC	O48	48-Lead (300-Mil) SSOP	

Ordering Information CY74FCT162245

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.1	CY74FCT162245CTPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162245CTPVC	O48	48-Lead (300-Mil) SSOP	
4.5	CY74FCT162245ATPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162245ATPVC	O48	48-Lead (300-Mil) SSOP	
7.0	CY74FCT162245TPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162245TPVC	O48	48-Lead (300-Mil) SSOP	

Ordering Information CY74FCT16445

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.1	CY74FCT16445CTPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16445CTPVC	O48	48-Lead (300-Mil) SSOP	
4.5	CY74FCT16445ATPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16445ATPVC	O48	48-Lead (300-Mil) SSOP	
7.0	CY74FCT16445TPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16445TPVC	O48	48-Lead (300-Mil) SSOP	

Ordering Information CY74FCT162H245

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.1	CY74FCT162H245CTPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162H245CTPVC	O48	48-Lead (300-Mil) SSOP	
4.5	CY74FCT162H245ATPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162H245ATPVC	O48	48-Lead (300-Mil) SSOP	
7.0	CY74FCT162H245TPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162H245TPVC	O48	48-Lead (300-Mil) SSOP	

Document #: 38-00389