



CY74FCT16373T CY74FCT162373T

16-Bit Latches

Features

- Low power, pin-compatible replacement for ABT functions
- FCT-C speed at 4.2 ns
- Power-off disable outputs permits live insertion
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000 V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Extended commercial range of -40°C to +85°C
- $V_{CC} = 5V \pm 10\%$

CY74FCT16373T Features:

- 64 mA sink current (Q_{OL}), 32 mA source current (Q_{OH})
 - Typical V_{OLP} (ground bounce) < 1.0V at $V_{CC} = 5V, T_A = 25^\circ C$
- CY74FCT162373T Features:*
- Balanced output drivers: 24 mA
 - Reduced system switching noise
 - Typical V_{OLP} (ground bounce) < 0.6V at $V_{CC} = 5V, T_A = 25^\circ C$

Functional Description


CY74FCT16373T and CY74FCT162373T are 16 bit D type latches designed for use in bus applications requiring high speed and low power. These devices can be used as two independent 8-bit latches or

as a single 16-bit latch by connecting the Output Enable (OE) and Latch (LE) inputs. Flow-through pinout and small shrink packaging aid in simplifying board layout. The output buffers are designed with power-off disable feature that allows live insertion of boards.

The CY74FCT16373T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

The CY74FCT162373T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162373T is ideal for driving transmission lines.

Logic Block Diagrams



Pin Configuration

SSOP/TSSOP
Top View

OE	1	48	LE
Q_1	2	47	Q_1
Q_2	3	46	Q_2
GND	4	45	GND
Q_3	5	44	Q_3
Q_4	6	43	Q_4
V_{CC}	7	42	V_{CC}
Q_5	8	41	Q_5
Q_6	9	40	Q_6
GND	10	39	GND
Q_7	11	38	Q_7
Q_8	12	37	Q_8
Z_0_1	13	36	Z_0_1
Z_0_2	14	35	Z_0_2
GND	15	34	GND
Z_0_3	16	33	Z_0_3
Z_0_4	17	32	Z_0_4
V_{CC}	18	31	V_{CC}
Z_0_5	19	30	Z_0_5
Z_0_6	20	29	Z_0_6
GND	21	28	GND
Z_0_7	22	27	Z_0_7
Z_0_8	23	26	Z_0_8
OE	24	25	OE

FCT162373-3

Pin Description

Name	Description
D	Data Inputs
LE	Latch Enable Inputs (Active HIGH)
OE	Output Enable Inputs (Active LOW)
O	Three-State Outputs

Note:

1. H = HIGH Voltage Level. L = LOW Voltage Level.
- X = Don't Care. Z = High Impedance.
- Q_0 = Previous state of flip-flop.

Function Table^[1]

Inputs			Outputs
D	LE	OE	O
H	H	1	H
L	H	L	L
X	L	L	Q_0
X	X	H	Z



CYPRESS

CY74FCT16373T
CY74FCT162373T**Maximum Ratings^[2,3]**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature Com'l. -55°C to +125°C

Ambient Temperature with Power Applied Com'l. -55°C to +125°C

DC Input Voltage -0.5V to +7.0V

DC Output Voltage -0.5V to +7.0V

DC Output Current (Maximum Sink Current/Pin) -60 to +120 mA

Power Dissipation 1.0W
Static Discharge Voltage >2001V
(per MIL-STD-883, Method 3015)**Operating Range**

Range	Ambient Temperature	V _{CC}
Commercial	-40°C to +85°C	5V ± 10%

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Typ. ^[4]	Max.	Unit
V _{IH}	Input HIGH Voltage		2.0			V
V _{IL}	Input LOW Voltage			0.8		V
V _H	Input Hysteresis ^[5]			100		mV
V _{IK}	Input Clamp Diode Voltage	V _{CC} =Min., I _{IN} =-18 mA		-0.7	-1.2	V
I _{IH}	Input HIGH Current	V _{CC} =Max., V _I =V _{CC}			±1	µA
I _{IL}	Input LOW Current	V _{CC} =Max., V _I =GND			±1	µA
I _{OZH}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =2.7V			±1	µA
I _{OZL}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =0.5V			±1	µA
I _{OS}	Short Circuit Current ^[6]	V _{CC} =Max., V _{OUT} =GND	-80	-140	-200	mA
I _O	Output Drive Current ^[6]	V _{CC} =Max., V _{OUT} =2.5V	-50		-180	mA
I _{OFF}	Power-Off Disable	V _{CC} =0V, V _{OUT} ≤ 4.5V			±1	µA

Output Drive Characteristics for CY74FCT16373T

Parameter	Description	Test Conditions	Min.	Typ. ^[4]	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-3 mA	2.5	3.5		V
		V _{CC} =Min., I _{OH} =-15 mA	2.4	3.5		V
		V _{CC} =Min., I _{OH} =-32 mA	2.0	3.0		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =64 mA		0.2	0.55	V

Output Drive Characteristics for CY74FCT162373T

Parameter	Description	Test Conditions	Min.	Typ. ^[4]	Max.	Unit
I _{ODL}	Output LOW Current ^[6]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	60	115	150	mA
I _{ODH}	Output HIGH Current ^[6]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	-60	-115	-150	mA
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-24 mA	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =24 mA		0.3	0.55	V

Notes:

2. Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.
3. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.
4. Typical values are at V_{CC}=5.0V, T_A=+25°C ambient.
5. This parameter is guaranteed but not tested.

6. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.



**CY74FCT16373T
CY74FCT162373T**

Capacitance^[5] (TA = +25°C, f = 1.0 MHz)

Parameter	Description	Test Conditions	Typ. ^[4]	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$	4.5	6.0	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	5.5	8.0	pF

Power Supply Characteristics

Parameter	Description	Test Conditions	Typ. ^[4]	Max.	Unit
I_{CC}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$	$V_{IN} \leq 0.2V, V_{IN} \geq V_{CC} - 0.2V$	5	500 μA
ΔI_{CC}	Quiescent Power Supply Current (TTL inputs HIGH)	$V_{CC} = \text{Max.}$	$V_{IN} = 3.4V$ ^[7]	0.5	1.5 mA
I_{CCD}	Dynamic Power Supply Current ^[8]	$V_{CC} = \text{Max.}, \text{One Input Toggling, 50% Duty Cycle, Outputs Open, } OE = GND$	$V_{IN} = V_{CC} \text{ or } V_{IN} = GND$	60	100 $\mu\text{A}/\text{MHz}$
I_C	Total Power Supply Current ^[9]	$V_{CC} = \text{Max.}, f_1 = 10 \text{ MHz}, 50\% \text{ Duty Cycle, Outputs Open, One Bit Toggling, } OE = GND, LE = V_{CC}$	$V_{IN} = V_{CC} \text{ or } V_{IN} = GND$	0.6	1.5 mA
		$V_{CC} = \text{Max.}, f_1 = 2.5 \text{ MHz}, 50\% \text{ Duty Cycle, Outputs Open, Sixteen Bits Toggling, } OE = GND, LE = V_{CC}$	$V_{IN} = 3.4V \text{ or } V_{IN} = GND$	0.9	2.3 mA
			$V_{IN} = V_{CC} \text{ or } V_{IN} = GND$	2.4	4.5 ^[10] mA
			$V_{IN} = 3.4V \text{ or } V_{IN} = GND$	6.4	16.5 ^[10] mA

Notes:

7. Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.
8. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
9. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_{H} N_f + I_{CCD}(f_0/2 + f_1 N_f)$
 $I_{CC} = \text{Quiescent Current with CMOS input levels}$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL HIGH input}$
 $(V_{IN} = 3.4V)$
 $D_{H} = \text{Duty Cycle for TTL inputs HIGH}$

- N_f = Number of TTL inputs at D_f
 I_{CCD} = Dynamic Current caused by an input transition pair (HLH or LHL)
 f_0 = Clock frequency for registered devices, otherwise zero
 f_1 = Input signal frequency
 N_f = Number of inputs changing at f_1
 All currents are in millamps and all frequencies are in megahertz.
 10. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.



CYPRESS

CY74FCT16373T
CY74FCT162373T

Switching Characteristics Over the Operating Range

Parameter	Description	CY74FCT16373T CY74FCT162373T		CY74FCT16373AT CY74FCT162373AT		CY74FCT16373CT CY74FCT162373CT		Unit	Fig. No. ^[12]
		Min. ^[11]	Max.	Min. ^[11]	Max.	Min. ^[11]	Max.		
t _{PLH} t _{PHL}	Propagation Delay D to O	1.5	8.0	1.5	5.2	1.5	4.2	ns	1, 3
t _{PLH} t _{PHL}	Propagation Delay LE to O	2.0	13.0	2.0	6.7	2.0	5.5	ns	1, 5
t _{PZH} t _{PZL}	Output Enable Time	1.5	12.0	1.5	6.1	1.5	5.5	ns	1, 7, 8
t _{PHZ} t _{PZL}	Output Disable Time	1.5	7.5	1.5	5.5	1.5	5.0	ns	1, 7, 8
t _{SU}	Set-Up Time HIGH or LOW, D to LE	2.0		2.0		2.0		ns	9
t _H	Hold Time HIGH or LOW, D to LE	1.5		1.5		1.5		ns	9
t _W	LE Pulse Width HIGH	6.0		3.3		3.3		ns	5
t _{SK(O)}	Output Skew ^[13]		0.5		0.5		0.5	ns	—

Ordering Information CY74FCT16373

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.2	CY74FCT16373CTPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16373CTPVC	O48	48-Lead (300-Mil) SSOP	
5.2	CY74FCT16373ATPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16373ATPVC	O48	48-Lead (300-Mil) SSOP	
8.0	CY74FCT16373TPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16373TPVC	O48	48-Lead (300-Mil) SSOP	

Ordering Information CY74FCT162373

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.2	CY74FCT162373CTPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162373CTPVC	O48	48-Lead (300-Mil) SSOP	
5.2	CY74FCT162373ATPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162373ATPVC	O48	48-Lead (300-Mil) SSOP	
8.0	CY74FCT162373TPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162373TPVC	O48	48-Lead (300-Mil) SSOP	

Notes:

11. Minimum limits are guaranteed but not tested on Propagation Delays.
 12. See "Parameter Measurement Information" in the General Information Section.

13. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

Document #: 38-00386