



CYPRESS

**CY74FCT16501T  
CY74FCT162501T  
CY74FCT162H501T**

**18-Bit Registered Transceivers**

**Features**

- Low power, pin-compatible replacement for ABT functions
  - FCTC speed at 4.6 ns
  - Power-off disable outputs permits live insertion
  - Edge-rate control circuitry for significantly improved noise characteristics
  - Typical output skew < 250 ps
  - ESD > 2000 V
  - TSSOP (19.6 mil pitch) and SSOP (25-mil pitch) packages
  - Extended commercial range of -40°C to +85°C
  - $V_{DT} = 5V \pm 10\%$
- CY74FCT16501T Features:*
- 64 mA sink current (Com'l), 32 mA source current (Com'l)
  - Typical  $V_{OLP}$  (ground bounce) <1.0V at  $V_{CC} = 5V, T_A = 25^\circ C$
  - Balanced output drivers: 24 mA
- CY74FCT162501T Features:*
- Reduced system switching noise
  - Typical  $V_{OLP}$  (ground bounce) <0.6V at  $V_{CC} = 5V, T_A = 25^\circ C$
- CY74FCT162H501T Features:*
- Bus hold retains last active state
  - Eliminates the need for external pull-up or pull-down resistors

**Functional Description**

These 18-bit universal bus transceivers can be operated in transparent, latched or clock modes by combining D-type latches and D-type flip-flops. Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock inputs (CLKAB and CLKBA). For A-to-B data flow, the device operates in transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB. OEAB performs


the output enable function on the B port. Data flow from B-to-A is similar to that of A-to-B and is controlled by OEBA, LEBA, and CLKBA. The output buffers are designed with a power-off disable feature to allow live insertion of boards.

The CY74FCT16501T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

THE CY74FCT162501T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162501T is ideal for driving transmission lines.

The CY74FCT162H501T is a 24-mA balanced output part, that has "bus hold" on the data inputs. The device retains the input's last state whenever the input goes to high impedance. This eliminates the need for pull-up/down resistors and prevents floating inputs.

**Functional Block Diagram**



**Pin Configuration**

SSOP/TSSOP Top View	
OEAB	1
LEAB	2
A <sub>1</sub>	3
GND	4
A <sub>2</sub>	5
A <sub>3</sub>	6
V <sub>CC</sub>	7
A <sub>4</sub>	8
A <sub>5</sub>	9
A <sub>6</sub>	10
GND	11
A <sub>7</sub>	12
A <sub>8</sub>	13
A <sub>9</sub>	14
A <sub>10</sub>	15
A <sub>11</sub>	16
A <sub>12</sub>	17
GND	18
A <sub>13</sub>	19
A <sub>14</sub>	20
A <sub>15</sub>	21
V <sub>CC</sub>	22
A <sub>16</sub>	23
A <sub>17</sub>	24
GND	25
A <sub>18</sub>	26
OEBA	27
LEBA	28
	29
	30
	31
	32
	33
	34
	35
	36
	37
	38
	39
	40
	41
	42
	43
	44
	45
	46
	47
	48
	49
	50
	51
	52
	53
	54
	55
	56



**CY74FCT16501T**  
**CY74FCT162501T**  
**CY74FCT162H501T**

**Pin Description**

Name	Description
OEAB	A-to-B Output Enable Input
OEBA	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
A	A-to-B Data Inputs or B-to-A Three-State Outputs <sup>[1]</sup>
B	B-to-A Data Inputs or A-to-B Three-State Outputs <sup>[1]</sup>

**Maximum Ratings<sup>[6,7]</sup>**

Storage Temperature	-55°C to +125°C
Ambient Temperature with Power Applied	-55°C to +125°C
DC Input Voltage	-0.5V to +7.0V
DC Output Voltage	-0.5V to +7.0V
DC Output Current (Maximum Sink Current/Pin)	-60 to +120 mA
Power Dissipation	1.0W

**Notes:**

1. On the 74FCT162H501T these pins have bus hold.
2. A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA.
3. H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High-impedance  
T = LOW-to-HIGH Transition
4. Output level before the indicated steady-state input conditions were established.

**Function Table<sup>[2,7]</sup>**

OEAB	LEAB	CLKAB	Inputs		Outputs
			A	B	
L	X	X	X	Z	
H	H	X	L	L	
H	H	X	H	H	
T	L	T	L	L	
H	L	T	H	H	
H	L	L	X	B <sup>[4]</sup>	
H	L	H	X	B <sup>[5]</sup>	

Static Discharge Voltage ..... >2001V  
(per MIL-STD-883, Method 3015)

**Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	-40°C to +85°C	5V ± 10%

5. Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.
6. Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.
7. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground.



**CY74FCT16501T  
CY74FCT162501T  
CY74FCT162H501T**

**Electrical Characteristics Over the Operating Range**

Parameter	Description	Test Conditions	Min.	Typ. <sup>[8]</sup>	Max.	Unit
V <sub>H</sub>	Input HIGH Voltage		2.0			V
V <sub>L</sub>	Input LOW Voltage			0.8		V
V <sub>H</sub>	Input Hysteresis <sup>[9]</sup>			100		mV
V <sub>IK</sub>	Input Clamp Diode Voltage	V <sub>CC</sub> =Min., I <sub>IN</sub> =-18 mA		-0.7	-1.2	V
I <sub>H</sub>	Input HIGH Current	Standard	V <sub>CC</sub> =Max., V <sub>I</sub> =V <sub>CC</sub>		$\pm 1$	$\mu A$
		Bus Hold			$\pm 100$	
I <sub>L</sub>	Input LOW Current	Standard	V <sub>CC</sub> =Max., V <sub>I</sub> =GND		$\pm 1$	$\mu A$
		Bus Hold			$\pm 100$	$\mu A$
I <sub>BH1</sub> I <sub>BH2</sub>	Bus Hold Sustain Current on Bus Hold Input <sup>[10]</sup>	V <sub>CC</sub> =Min., V <sub>I</sub> =2.0V	-50			$\mu A$
		V <sub>I</sub> =0.8V	+50			
I <sub>BHIO</sub> I <sub>BHLO</sub>	Bus Hold Overdrive Current on Bus Hold Input <sup>[11]</sup>	V <sub>CC</sub> =Max., V <sub>I</sub> =1.5V			TBD	$\mu A$
I <sub>OZ1</sub>	High Impedance Output Current (Three-State Output pins)	V <sub>CC</sub> =Max., V <sub>OUT</sub> =2.7V			$\pm 1$	$\mu A$
I <sub>OZ1</sub>	High Impedance Output Current (Three-State Output pins)	V <sub>CC</sub> =Max., V <sub>OUT</sub> =0.5V			$\pm 1$	$\mu A$
I <sub>OS</sub>	Short Circuit Current <sup>[11]</sup>	V <sub>CC</sub> =Max., V <sub>OUT</sub> =GND	-80	-140	-200	mA
I <sub>O</sub>	Output Drive Current <sup>[11]</sup>	V <sub>CC</sub> =Max., V <sub>OUT</sub> =2.5V	-50		-180	mA
I <sub>OFF</sub>	Power-Off Disable	V <sub>CC</sub> =0V, V <sub>OUT</sub> $\leq$ 4.5V			$\pm 1$	$\mu A$

**Output Drive Characteristics for CY74FCT16501T**

Parameter	Description	Test Conditions	Min.	Typ. <sup>[8]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> =Min., I <sub>OH</sub> =-3 mA	2.5	3.5		V
		V <sub>CC</sub> =Min., I <sub>OH</sub> =-15 mA	2.4	3.5		V
		V <sub>CC</sub> =Min., I <sub>OH</sub> =-32 mA	2.0	3.0		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> =Min., I <sub>OL</sub> =64 mA		0.2	0.55	V

**Output Drive Characteristics for CY74FCT162501T, CY74FCT162H501T**

Parameter	Description	Test Conditions	Min.	Typ. <sup>[8]</sup>	Max.	Unit
I <sub>OL</sub>	Output LOW Current <sup>[11]</sup>	V <sub>CC</sub> =5V, V <sub>IN</sub> =V <sub>H</sub> or V <sub>L</sub> , V <sub>OUT</sub> =1.5V	60	115	150	mA
I <sub>OH</sub>	Output HIGH Current <sup>[11]</sup>	V <sub>CC</sub> =5V, V <sub>IN</sub> =V <sub>H</sub> or V <sub>L</sub> , V <sub>OUT</sub> =1.5V	-60	-115	-150	mA
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> =Min., I <sub>OH</sub> =-24 mA	2.4	3.3		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> =Min., I <sub>OL</sub> =24 mA		0.3	0.55	V

**Capacitance<sup>[9]</sup> ( $T_A = +25^\circ C$ ,  $f = 1.0 \text{ MHz}$ )**

Parameter	Description	Test Conditions	Typ. <sup>[8]</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> =0V	4.5	6.0	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> =0V	5.5	8.0	pF

**Notes:**

- 8. Typical values are at V<sub>CC</sub>=5.0V, T<sub>A</sub>=+25°C ambient.
- 9. This parameter is guaranteed but not tested.
- 10. Pins with bus hold are described in Pin Description.
- 11. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.



**CY74FCT16501T  
CY74FCT162501T  
CY74FCT162H501T**

**Power Supply Characteristics**

Sym.	Parameter	Test Conditions <sup>[12]</sup>	Min.	Typ. <sup>[8]</sup>	Max.	Unit	
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> =Max., V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	—	5	500	μA	
ΔI <sub>CC</sub>	Quiescent Power Supply Current TTL inputs HIGH	V <sub>CC</sub> = Max., V <sub>IN</sub> = 3.4V <sup>[13]</sup>	—	0.5	1.5	mA	
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>[14]</sup>	V <sub>CC</sub> =Max., Outputs Open OEAB=OEBA=V <sub>CC</sub> or GND One Input Toggling, 50% Duty Cycle	V <sub>IN</sub> =V <sub>CC</sub> or V <sub>IN</sub> =GND	—	75	120	μA/MHz
I <sub>C</sub>	Total Power Supply Current <sup>[15]</sup>	V <sub>CC</sub> =Max., Outputs Open f <sub>0</sub> = 10MHz (CLKAB) 50% Duty Cycle OEAB=OEBA=V <sub>CC</sub> LEAB = GND, One Bit Toggling f <sub>1</sub> = 5MHz, 50% Duty Cycle	V <sub>IN</sub> =V <sub>CC</sub> or V <sub>IN</sub> =GND	—	0.8	1.7	mA
		V <sub>CC</sub> =Max., Outputs Open f <sub>0</sub> = 10MHz (CLKAB) 50% Duty Cycle OEAB=OEBA=V <sub>CC</sub> LEAB=GND Eighteen Bits Toggling f <sub>1</sub> =2.5MHz, 50% Duty Cycle	V <sub>IN</sub> =3.4V or V <sub>IN</sub> =GND	—	1.3	3.2	
			V <sub>IN</sub> =V <sub>CC</sub> or V <sub>IN</sub> =GND	—	3.6	6.0 <sup>[16]</sup>	
			V <sub>IN</sub> =3.4V or V <sub>IN</sub> =GND	—	8.5	20.8 <sup>[16]</sup>	

**Notes:**

12. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
13. Per TTL driven input (V<sub>IN</sub>=3.4V); all other inputs at V<sub>CC</sub> or GND.
14. This parameter is not directly testable, but is derived for use in Total Power Supply.
15. I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>  
 I<sub>C</sub> = I<sub>CC</sub> + ΔI<sub>C</sub>(D<sub>H</sub>N<sub>I</sub>) + I<sub>CCD</sub>(f<sub>0</sub>/2 + f<sub>1</sub>N<sub>I</sub>)  
 I<sub>CC</sub> = Quiescent Current with CMOS input levels  
 ΔI<sub>C</sub> = Power Supply Current for a TTL HIGH input (V<sub>IN</sub>=3.4V)
16. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.

D<sub>H</sub> = Duty Cycle for TTL inputs HIGH  
 N<sub>I</sub> = Number of TTL inputs at D<sub>H</sub>  
 I<sub>CCD</sub> = Dynamic Current caused by an input transition pair (HLH or LHL)  
 f<sub>0</sub> = Clock frequency for registered devices, otherwise zero  
 f<sub>1</sub> = Input signal frequency  
 N<sub>I</sub> = Number of inputs changing at f<sub>1</sub>  
 All currents are in millamps and all frequencies are in megahertz.

16. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.



**CY74FCT16501T  
CY74FCT162501T  
CY74FCT162H501T**

**Ordering Information CY74FCT16501T**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.6	CY74FCT16501CTPAC	Z56	56-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16501CTPVC	O56	56-Lead (300-Mil) SSOP	
5.1	CY74FCT16501ATPAC	Z56	56-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16501ATPVC	O56	56-Lead (300-Mil) SSOP	

**Ordering Information CY74FCT162501T**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.6	CY74FCT162501CTPAC	Z56	56-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162501CTPVC	O56	56-Lead (300-Mil) SSOP	
5.1	CY74FCT162501ATPAC	Z56	56-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162501ATPVC	O56	56-Lead (300-Mil) SSOP	

**Ordering Information CY74FCT162H501T**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.6	CY74FCT162H501CTPAC	Z56	56-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162H501CTPVC	O56	56-Lead (300-Mil) SSOP	
5.1	CY74FCT162H501ATPAC	Z56	56-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162H501ATPVC	O56	56-Lead (300-Mil) SSOP	

Document #: 38-00382