



## CY74FCT16646T CY74FCT162646T

### 16-Bit Registered Transceivers

#### Features

- Low power, pin-compatible replacement for ABT functions
- FCT-C speed at 5.4 ns
- Power-off disable outputs permits live insertion
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000 V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Extended commercial range of -40°C to +85°C
- $V_{CC} = 5V \pm 10\%$
- $V_{OLP} = 5V \pm 10\%$
- $V_{OLP}$  (ground bounce) < 1.0V at  $V_{CC} = 5V, T_A = 25^\circ C$

#### CY74FCT16646T Features:

#### CY74FCT162646T Features:

- Balanced output drivers: 24 mA
- Reduced system switching noise
- Typical  $V_{OLP}$  (ground bounce) < 0.6V at  $V_{CC} = 5V, T_A = 25^\circ C$

#### Functional Description


The CY74FCT16646T and CY74FCT162646T 16-bit transceivers are three-state, D-type registers, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers on the appropriate clock pin goes to a HIGH logic level. Output Enable ( $\bar{OE}$ ) and direction pins ( $\bar{DIR}$ ) are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or B register, or in both. The select controls can multiplex stored and

real-time (transparent mode) data. The direction control determines which bus will receive data when the Output Enable ( $\bar{OE}$ ) is Active LOW. In the isolation mode (Output Enable ( $\bar{OE}$ ) HIGH), A data may be stored in the B register and/or B data may be stored in the A register. The output buffers are designed with a power-off disable feature that allows live insertion of boards.

The CY74FCT16646T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

The CY74FCT162646T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162646T is ideal for driving transmission lines.

#### Logic Block Diagrams




#### Pin Configuration

SSOP/TSSOP Top View	
1	$\bar{OE}$
2	1CLKBA
3	1SAB
4	GND
5	1A1
6	1A2
7	$V_{CC}$
8	1A3
9	1A4
10	1A5
11	GND
12	1A6
13	1A7
14	1A8
15	2A1
16	2A2
17	2A3
18	GND
19	2A4
20	2A5
21	2A6
22	$V_{CC}$
23	2A7
24	2A8
25	GND
26	2SAB
27	2CLKBA
28	$\bar{OE}$



**CY74FCT16646T  
CY74FCT162646T**




DIR      OE      CLKAB      CLKBA      SAB      SBA

Real-Time Transfer  
Bus B to Bus A

DIR<sub>(I)</sub>      OE<sub>(I)</sub>      CLKAB<sub>X</sub>      CLKBA<sub>X</sub>      SAB<sub>I</sub>      SBA<sub>I</sub>

Real-Time Transfer  
Bus A to Bus B



DIR      OE      CLKAB      CLKBA      SAB      SBA

Storage from  
A and/or B

DIR<sub>(I)</sub>      OE<sub>(I)</sub>      CLKAB<sub>X</sub>      CLKBA<sub>H or L</sub>      SAB<sub>X</sub>      SBA<sub>H</sub>

Transfer Stored Data  
to A and/or B

9

#### Maximum Ratings<sup>1,4</sup>

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... Com'l -55°C to +125°C

Ambient Temperature .....

Power Applied ..... Com'l -55°C to +125°C

DC Input Voltage ..... -0.5V to +7.0V

DC Output Voltage ..... -0.5V to +7.0V

DC Output Current (Maximum Sink Current/Pin) ..... -60 to +120 mA

Power Dissipation ..... 1.0W

Static Discharge Voltage ..... >200V

(per MIL-STD-883, Method 3015)

*Notes:*

3. Cannot transfer data to A-bus and B-bus simultaneously.
4. Stresses greater than those listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above

those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



**CY74FCT16646T  
CY74FCT162646T**

**Power Supply Characteristics**

Parameter	Description	Test Conditions <sup>[9]</sup>	Min.	Typ. <sup>[5]</sup>	Max.	Unit	
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> =Max. V <sub>IN</sub> =3.4V <sup>[10]</sup>	V <sub>IN</sub> ≤0.2V V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	—	5	500	μA
ΔI <sub>CC</sub>	Quiescent Power Supply Current TTL Inputs HIGH	V <sub>CC</sub> = Max. V <sub>IN</sub> =3.4V <sup>[10]</sup>		—	0.5	1.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>[11]</sup>	V <sub>CC</sub> = Max. Outputs Open DIR=OE=GND One-Bit Toggling 50% Duty Cycle	V <sub>IN</sub> =V <sub>CC</sub> or V <sub>IN</sub> =GND	—	75	120	μA/ MHz
I <sub>C</sub>	Total Power Supply Current <sup>[12]</sup>	V <sub>CC</sub> =Max. Outputs Open f <sub>0</sub> =10 MHz (CLKBA) 50% Duty Cycle DIR=OE=GND One-Bit Toggling f <sub>1</sub> =5 MHz 50% Duty Cycle	V <sub>IN</sub> =V <sub>CC</sub> or V <sub>IN</sub> =GND	—	0.8	1.7	mA
			V <sub>IN</sub> =3.4V or V <sub>IN</sub> =GND	—	1.3	3.2	
		V <sub>CC</sub> =Max. Outputs Open f <sub>0</sub> =10 MHz (CLKBA) 50% Duty Cycle DIR=OE=GND Sixteen-Bits Toggling f <sub>1</sub> =2.5 MHz 50% Duty Cycle	V <sub>IN</sub> =V <sub>CC</sub> or V <sub>IN</sub> =GND	—	3.8	6.5 <sup>[13]</sup>	
			V <sub>IN</sub> =3.4V or V <sub>IN</sub> =GND	—	8.3	20.0 <sup>[13]</sup>	

**Notes:**

9. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
10. Per TTL driven input (V<sub>IN</sub>=3.4V); all other inputs at V<sub>CC</sub> or GND.
11. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
12. I<sub>C</sub> = I<sub>QUESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>  

$$I_C = I_{CC} + \Delta I_{CC} D_{TH} N_T + I_{CCD} f_0/2 + f_1 N_I$$

$$I_{CC} = \text{Quiescent current with CMOS input levels}$$

$$\Delta I_{CC} = \text{Power Supply Current for a TTL HIGH input}$$

$$(V_{IN}=3.4V)$$
13. Values for these conditions are examples of the ICC formula. These limits are guaranteed but not tested.

D<sub>TH</sub> = Duty Cycle for TTL inputs HIGH

N<sub>T</sub> = Number of TTL inputs at D<sub>TH</sub>

I<sub>CCD</sub> = Dynamic Current caused by an input transition pair (HLH or LHL)

f<sub>0</sub> = Clock frequency for registered devices, otherwise zero

f<sub>1</sub> = Input signal frequency

N<sub>I</sub> = Number of inputs changing at f<sub>1</sub>

All currents are in millamps and all frequencies are in megahertz.

9



**CY74FCT16646T  
CY74FCT162646T**

**Switching Characteristics Over the Operating Range**

Parameter	Description	Cond.	74FCT16646T 74FCT162646T		74FCT16646AT 74FCT162646AT		74FCT16646CT 74FCT162646CT		Unit	Fig. No. <sup>[14]</sup>
			Min. <sup>[15]</sup>	Max.	Min. <sup>[15]</sup>	Max.	Min. <sup>[15]</sup>	Max.		
$t_{PLH}$ $t_{PHL}$	Propagation Delay Bus to Bus	$C_L = 50 \text{ pF}$ $R_J = 50\Omega$	1.5	9.0	1.5	6.3	1.5	5.4	ns	1, 2
$t_{PZH}$ $t_{ZEH}$	Output Enable Time DIR or OE to Bus		1.5	14.0	1.5	9.8	1.5	7.8	ns	1, 7, 8
$t_{PDZ}$ $t_{DZP}$	Output Disable Time DIR or OE to Bus		1.5	9.0	1.5	6.3	1.5	6.3	ns	1, 7, 8
$t_{PLH}$ $t_{PHL}$	Propagation Delay Clock to Bus		1.5	9.0	1.5	6.3	1.5	5.7	ns	1, 5
$t_{PLH}$ $t_{PHL}$	Propagation Delay SBA or SAB to Bus		1.5	11.0	1.5	7.7	1.5	6.2	ns	1, 5
$t_{SU}$	Set-Up Time HIGH or LOW Bus to Clock		2.0	—	2.0	—	2.0	—	ns	4
$t_H$	Hold Time HIGH or LOW Bus to Clock		1.5	—	1.5	—	1.5	—	ns	4
$t_W$	Clock Pulse Width HIGH or LOW		5.0	—	5.0	—	5.0	—	ns	6
$t_{SK(O)}$	Output Skew <sup>[16]</sup>		—	0.5	—	0.5	—	0.5	ns	—

**Ordering Information CY74FCT16646**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.4	CY74FCT16646CTPAC	Z56	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16646CTPVC	O56	48-Lead (300-Mil) SSOP	
6.3	CY74FCT16646ATPAC	Z56	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16646ATPVC	O56	48-Lead (300-Mil) SSOP	
9.0	CY74FCT16646TPAC	Z56	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16646TPVC	O56	48-Lead (300-Mil) SSOP	

**Ordering Information CY74FCT162646**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.4	CY74FCT162646CTPAC	Z56	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162646CTPVC	O56	48-Lead (300-Mil) SSOP	
6.3	CY74FCT162646ATPAC	Z56	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162646ATPVC	O56	48-Lead (300-Mil) SSOP	
9.0	CY74FCT162646TPAC	Z56	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162646TPVC	O56	48-Lead (300-Mil) SSOP	

**Notes:**  
<sup>[14]</sup> See "Parameter Measurement Information" in the General Information Section.

<sup>[15]</sup> Minimum limits are guaranteed but not tested on Propagation Delays.

<sup>[16]</sup> Skew any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

Document #: 38-00383