



CY54/74FCT841T

Pin Description

| Name | I/O | Description |
|------|-----|--|
| D | t | The latch data inputs. |
| LE | I | The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition. |
| Y | O | The three-state latch outputs. |
| OE | I | The output enable control. When the OE is LOW, the outputs are enabled. When OE is HIGH, the outputs Y ₁ are in the high impedance (off) state. |

Function Table^[1]

| OE | LE | D | Internal Outputs | | Function |
|----|----|---|------------------|----|------------------|
| | | | O | Y | |
| H | X | X | X | Z | High Z |
| H | H | L | L | Z | |
| H | H | H | H | Z | |
| H | L | X | NC | Z | Latched (High Z) |
| L | H | L | L | L | Transparent |
| L | H | H | H | H | |
| L | L | X | NC | NC | Latched |

Maximum Ratings^[2,3]

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C

Ambient Temperature with

Power Applied -65°C to +135°C

Supply Voltage to Ground Potential -0.5V to +7.0V

DC Input Voltage -0.5V to +7.0V

DC Output Voltage -0.5V to +7.0V

DC Output Current (Maximum Sink Current/Pin) 120 mA

Power Dissipation 0.5W

Static Discharge Voltage >2001V
(per MIL-STD-883, Method 3015)

Operating Range

| Range | Range | Ambient Temperature | V _{CC} |
|-------------------------|--------|---------------------|-----------------|
| Commercial | CT | 0°C to +70°C | 5V ± 5% |
| Commercial | AT, BT | -40°C to +85°C | 5V ± 5% |
| Military ^[4] | All | -55°C to +125°C | 5V ± 10% |

Notes:

1. H = HIGH Voltage Level, L = LOW Voltage Level, X = Don't Care, NC = No Change, Z = High Impedance
2. Unless otherwise noted, these limits are over the operating free-air temperature range.

3. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.
4. T_A is the "instant on" case temperature.



CY54/74FCT841T

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions | | Min. | Typ. ^[5] | Max. | Unit |
|-----------|---|--|-------|------|---------------------|---------|---------------|
| V_{OH} | Output HIGH Voltage | $V_{CC} = \text{Min.}$, $I_{OH} = -32 \text{ mA}$ | Com'l | 2.0 | | | V |
| | | $V_{CC} = \text{Min.}$, $I_{OH} = -15 \text{ mA}$ | Com'l | 2.4 | 3.3 | | V |
| | | $V_{CC} = \text{Min.}$, $I_{OH} = -12 \text{ mA}$ | Mil | 2.4 | 3.3 | | V |
| V_{OL} | Output LOW Voltage | $V_{CC} = \text{Min.}$, $I_{OL} = 64 \text{ mA}$ | Com'l | | 0.3 | 0.55 | V |
| | | $V_{CC} = \text{Min.}$, $I_{OL} = 32 \text{ mA}$ | Mil | | 0.3 | 0.55 | V |
| V_{IH} | Input HIGH Voltage | | | 2.0 | | | V |
| V_{IL} | Input LOW Voltage | | | | | 0.8 | V |
| V_H | Hysteresis ^[6] | All inputs | | | 0.2 | | V |
| V_{IK} | Input Clamp Diode Voltage | $V_{CC} = \text{Min.}$, $I_{IN} = -18 \text{ mA}$ | | | -0.7 | -1.2 | V |
| I_I | Input HIGH Current | $V_{CC} = \text{Max.}$, $V_{IN} = V_{CC}$ | | | 5 | | μA |
| I_{IH} | Input HIGH Current | $V_{CC} = \text{Max.}$, $V_{IN} = 2.7\text{V}$ | | | ± 1 | | μA |
| I_{IL} | Input LOW Current | $V_{CC} = \text{Max.}$, $V_{IN} = 0.5\text{V}$ | | | ± 1 | | μA |
| I_{OZH} | Off State HIGH-Level Output Current | $V_{CC} = \text{Max.}$, $V_{OUT} = 2.7\text{V}$ | | | 10 | | μA |
| I_{OZL} | Off State LOW-Level Output Current | $V_{CC} = \text{Max.}$, $V_{OUT} = 0.5\text{V}$ | | | -10 | | μA |
| I_{DS} | Output Short Circuit Current ^[7] | $V_{CC} = \text{Max.}$, $V_{OUT} = 0.0\text{V}$ | | -60 | -120 | -225 | mA |
| I_{OFF} | Power-Off Disable | $V_{CC} = 0\text{V}$, $V_{OUT} = 4.5\text{V}$ | | | | ± 1 | μA |

Capacitance^[8]

| Parameter | Description | Typ. ^[8] | Max. | Unit |
|-----------|--------------------|---------------------|------|-------------|
| C_{IN} | Input Capacitance | 5 | 10 | pF |
| C_{OUT} | Output Capacitance | 9 | 12 | pF |

Notes:

- 5. Typical values are at $V_{CC} = 5.0\text{V}$, $T_A = +25^\circ\text{C}$ ambient.
- 6. This parameter is guaranteed but not tested.
- 7. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order

to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{DS} tests should be performed last.



CY54/74FCT841T

Switching Characteristics Over the Operating Range^[1,2] (continued)

| Parameter | Description | Test Load | FCT841CT | | | | Unit | Fig. No.[3] | | |
|------------------------|---|--|----------|------|------------|------|------|----------------|--|--|
| | | | Military | | Commercial | | | | | |
| | | | Min. | Max. | Min. | Max. | | | | |
| t_{PLH} t_{PHL} | Propagation Delay D_1 to Y_1 (LE=HIGH) | $C_L=50\text{ pF}$ $R_L=500\Omega$ | 1.5 | 6.3 | 1.5 | 5.5 | ns | 1, 3 | | |
| | Propagation Delay D_1 to Y_1 (LE=HIGH) | $C_L=300\text{ pF}$ $R_L=500\Omega$ | 1.5 | 15.0 | 1.5 | 13.0 | ns | 1, 3 | | |
| t_{SU} | Data to LE Set-Up Time | $C_L=50\text{ pF}$ $R_L=500\Omega$ | 2.5 | | 2.5 | | ns | 9 | | |
| t_H | Data to LE Hold Time | $C_L=50\text{ pF}$ $R_L=500\Omega$ | 3.0 | | 2.5 | | ns | 9 | | |
| t_{PLH} t_{PHL} | Propagation Delay LE to Y_1 | $C_L=50\text{ pF}$ $R_L=500\Omega$ | 1.5 | 6.8 | 1.5 | 6.4 | ns | 1, 3 | | |
| | Propagation Delay LE to Y_1 ^[6] | $C_L=300\text{ pF}$ $R_L=500\Omega$ | 1.5 | 16.0 | 1.5 | 15.0 | ns | 1, 3 | | |
| t_W | LE Pulse Width (HIGH) | $C_L=50\text{ pF}$ $R_L=500\Omega$ | 4.0 | | 4.0 | | ns | 5 | | |
| t_{POH} t_{PZH} | Output Enable Time OE to Y_1 | $C_L=50\text{ pF}$ $R_L=500\Omega$ | 1.5 | 7.3 | 1.5 | 6.5 | ns | 1, 7, 8 | | |
| | Output Enable Time OE to Y_1 ^[6] | $C_L=300\text{ pF}$ $R_L=500\Omega$ | 1.5 | 13.0 | 1.5 | 12.0 | ns | 1, 7, 8 | | |
| t_{PDL} t_{PZL} | Output Disable Time OE to Y_1 ^[6] | $C_L=5\text{ pF}$ $R_L=500\Omega$ | 1.5 | 6.0 | 1.5 | 5.7 | ns | 1, 7, 8 | | |
| | Output Disable Time OE to Y_1 | $C_L=50\text{ pF}$ $R_L=500\Omega$ | 1.5 | 6.3 | 1.5 | 6.0 | ns | 1, 7, 8 | | |



CY54/74FCT841T

Ordering Information

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|---------------|-----------------|-----------------|---------------------------------|--------------------|
| 5.5 | CY74FCT841CTPC | P13/13A | 24-Lead (300-Mil) Molded DIP | Commercial |
| | CY74FCT841CTOC | Q13 | 24-Lead (150-Mil) QSOP | |
| | CY74FCT841CTSOC | S13 | 24-Lead (300-Mil) Molded SOIC | |
| 6.3 | CY54FCT841CTDMB | D14 | 24-Lead (300-Mil) CerDIP | Military |
| | CY54FCT841CTLMB | L64 | 28-Square Leadless Chip Carrier | |
| 6.5 | CY74FCT841BTPC | P13/13A | 24-Lead (300-Mil) Molded DIP | Commercial |
| | CY74FCT841BTQC | Q13 | 24-Lead (150-Mil) QSOP | |
| | CY74FCT841BTSOC | S13 | 24-Lead (300-Mil) Molded SOIC | |
| 7.5 | CY54FCT841BTDMB | D14 | 24-Lead (300-Mil) CerDIP | Military |
| | CY54FCT841BTLMB | L64 | 28-Square Leadless Chip Carrier | |
| 9.0 | CY74FCT841ATPC | P13/13A | 24-Lead (300-Mil) Molded DIP | Commercial |
| | CY74FCT841ATQC | Q13 | 24-Lead (150-Mil) QSOP | |
| | CY74FCT841ATSOC | S13 | 24-Lead (300-Mil) Molded SOIC | |
| 10.0 | CY54FCT841ATDMB | D14 | 24-Lead (300-Mil) CerDIP | Military |
| | CY54FCT841ATLMB | L64 | 28-Square Leadless Chip Carrier | |

Document #: 38-00273-A