

PRoC™ - CapSense[®]

PRoC-CS Features


- Single Device, Two functions
 - □ 8-bit flash based capacitive touch controller MCU function and 2.4-GHz WirelessUSB™ NL radio transceiver function in a single device
- Wide operating range: 1.9 V to 3.6 V
 - Configurable capacitive sensing elements
 - □ 7 µA per sensor at 500 ms scan rate
 - □ Supports SmartSense[™] Auto-tuning
 - □ Supports a combination of CapSense[®] buttons, sliders, touchpads, touchscreens, and proximity sensors
 - □ SmartSense_EMC offers superior noise immunity for applications with challenging conducted and radiated noise conditions
 - 2.4-GHz WirelessUSB NL Transceiver function
 - □ Operates in the 2.4-GHz ISM Band (2.402 GHz 2.479 GHz)
 - □ 1-Mbps over-the-air data rate
 - □ Receive sensitivity typical: -87 dBm
 - □ Below 1 µA typical current consumption in sleep state
 - Closed-loop frequency synthesis
 - □ Supports frequency-hopping spread spectrum
 - □ On-chip packet framer with 64-byte first in first out (FIFO) data buffer
 - □ Built-in auto-retry-acknowledge protocol simplifies usage
 - □ Built-in cyclic redundancy check (CRC), forward error correction (FEC), data whitening
 - □ Additional outputs for interrupt request (IRQ) generation
 - □ Digital readout of received signal strength indication (RSSI)
- Powerful Harvard-architecture processor
 - M8C CPU Up to 4 MIPS with 24 MHz Internal clock, external crystal resonator or clock signal
 - Low power at high speed
- Temperature range: 0 °C to +70 °C
- Flexible on-chip memory
 - 32 KB Flash/2 KB SRAM
 - \square 50,000 flash erase/write cycles
 - Partial flash updates
 - □ Flexible protection modes
 - □ In-system serial programming (ISSP)

- Precision, programmable clocking
 - □ Internal main oscillator (IMO): 6/12/24 MHz ± 5%
 - □ Internal low-speed oscillator (ILO) at 32 kHz for watchdog and sleep timers
 - Precision 32 kHz oscillator for optional external crystal
- Programmable pin configurations
 - □ Up to 13 general-purpose I/Os (GPIOs)
 - Dual mode GPIO: All GPIOs support digital I/O and analog inputs
 - 25-mA sink current on each GPIO
 - · 120 mA total sink current on all GPIOs
 - □ Pull-up, high Z, open-drain modes on all GPIOs
 - □ CMOS drive mode –5 mA source current on ports 0 and 1 and 1 mA on port 2
 - □ 20 mA total source current on all GPIOs
- Versatile analog system
 - □ Low-dropout voltage regulator for all analog resources
 - □ Common internal analog bus enabling capacitive sensing on all pins
 - □ High power supply rejection ratio (PSRR) comparator
 - □ 8 to 10-bit incremental analog-to-digital converter (ADC)
- Additional system resources
 - □ I²C slave:
 - · Selectable to 50 kHz, 100 kHz, or 400 kHz
 - □ SPI master and slave: Configurable 46.9 kHz to 12 MHz
 - □ Three 16-bit timers
 - □ Watchdog and sleep timers
 - □ Integrated supervisory circuit
 - □ Emulated E2PROM using flash memory
- Complete development tools
 - □ Free development tool (PSoC Designer™)
 - □ Full-featured, in-circuit emulator (ICE) and programmer
 - □ Full-speed emulation
- □ Complex breakpoint structure
- □ 128 KB trace memory
- Package option
- □ 40-pin 6 mm × 6 mm QFN

Cypress Semiconductor Corporation Document Number: 001-76581 Rev. *D



Logical Block Diagram





Contents

PSoC® Functional Overview	4
PSoC Core	4
CapSense System	
WirelessUSB NL System	
Transmit Power Control	5
Power-on and Register Initialization Sequence	
Getting Started	6
CapSense Design Guides	6
Development Kits	
Training	
CYPros Consultants	6
Solutions Library	
Technical Support	
Development Tools	
PSoC Designer Software Subsystems	7
Designing with PSoC Designer	8
Select User Modules	
Configure User Modules	8
Organize and Connect	8
Generate, Verify, and Debug	8
Pinouts	9
Pin Definitions	
Absolute Maximum Ratings	
Operating Temperature	
Electrical Specifications – PSoC Core	
DC Chip-Level Specifications	13
DC GPIO Specifications	
Analog DC Mux Bus Specifications	
DC Low Power Comparator Specifications	
Comparator User Module Electrical Specifications .	
ADC Electrical Specifications	
DC POR and LVD Specifications	
DC Programming Specifications	
DC I2C Specifications	
DC Reference Buffer Specifications	19

DC IDAC Specifications	19
AC Chip-Level Specifications	20
AC GPIO Specifications	
AC Comparator Specifications	22
AC External Clock Specifications	
AC Programming Specifications	
AC I2C Specifications	24
SPI Master AC Specifications	25
SPI Slave AC Specifications	
Electrical Specifications - RF Section	28
Packaging Information	
Thermal Impedances	34
Capacitance on Crystal Pins	34
Solder Reflow Specifications	34
Development Tool Selection	35
Software	
Development Kits	
Evaluation Tools	
Device Programmers	
Accessories (Emulation and Programming)	
Third Party Tools	
Ordering Information	
Ordering Code Definitions	36
Acronyms	
Reference Documents	
Document Conventions	37
Units of Measure	
Numeric Naming	38
Glossary	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	40
PSoC Solutions	40



PSoC® Functional Overview

The PSoC family consists of on-chip controller devices, which are designed to replace multiple traditional microcontroller unit (MCU)-based components with one, low cost single-chip programmable component. A PSoC device includes configurable analog and digital blocks, and programmable interconnect. This architecture allows the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The architecture for this device family, as shown in the Logical Block Diagram on page 2, consists of three main areas:

- The Core
- CapSense Analog System
- WirelessUSB NL System
- System Resources.

A common, versatile bus allows connection between I/O and the analog system.

Each CYRF89435 device includes a dedicated CapSense block that provides sensing and scanning control circuitry for capacitive sensing applications. The 13 GPIOs provide access to the MCU and analog mux.

PSoC Core

The PSoC Core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO and ILO. The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a 4-MIPS, 8-bit Harvard-architecture microprocessor.

CapSense System

The analog system contains the capacitive sensing hardware. Several hardware algorithms are supported. This hardware performs capacitive sensing and scanning without requiring external components. The analog system is composed of the CapSense PSoC block and an internal 1 V or 1.2 V analog reference, which together support capacitive sensing of up to 13 inputs. Capacitive sensing is configurable on each GPIO pin. Scanning of enabled CapSense pins are completed quickly and easily across multiple ports.

SmartSense


SmartSense is an innovative solution from Cypress that removes manual tuning of CapSense applications. This solution is easy to use and provides a robust noise immunity. It is the only auto-tuning solution that establishes, monitors, and maintains all required tuning parameters. SmartSense allows engineers to go

from prototyping to mass production without re-tuning for manufacturing variations in PCB and/or overlay material properties.

SmartSense_EMC

In addition to the SmartSense auto-tuning algorithm to remove manual tuning of CapSense applications, SmartSense_EMC user module incorporates a unique algorithm to improve robustness of capacitive sensing algorithm/circuit against high frequency conducted and radiated noise. Every electronic device must comply with specific limits for radiated and conducted external noise and these limits are specified by regulatory bodies (for example, FCC, CE, U/L and so on). A very good PCB layout design, power supply design and system design is a mandatory for a product to pass the conducted and radiated noise tests. An ideal PCB layout, power supply design or system design is not often possible because of cost and form factor limitations of the product. SmartSense_EMC with superior noise immunity is well suited and handy for such applications to pass radiated and conducted noise test.

Figure 1. CapSense System Block Diagram





Analog Multiplexer System

The Analog Mux Bus can connect to every GPIO pin. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with the CapSense block comparator.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Complex capacitive sensing interfaces, such as sliders and touchpads.
- Chip-wide mux that allows analog input from any I/O pin.
- Crosspoint connection between any I/O pin combinations.

WirelessUSB NL System

WirelessUSB NL, optimized to operate in the 2.4-GHz ISM band, is Cypress's third generation of 2.4-GHz low-power RF technology. WirelessUSB NL implements a Gaussian frequency-shift keying (GFSK) radio using a differentiated single-mixer, closed-loop modulation design that optimizes power efficiency and interference immunity. Closed-loop modulation effectively eliminates the problem of frequency drift, enabling WirelessUSB NL to transmit up to 255-byte payloads without repeatedly having to pay power penalties for re-locking the phase-locked loop (PLL) as in open-loop designs

Among the advantages of WirelessUSB NL are its fast lock times and channel switching, along with the ability to transmit larger payloads. Use of longer payload packets, compared to multiple short payload packets, can reduce overhead, improve overall power efficiency, and help alleviate spectrum crowding.

Combined with Cypress's Capacitive touch sense controllers, WirelessUSB NL also provides the lowest bill of materials (BOM) cost solution for sophisticated PC peripheral applications such as wireless keyboards and mice, as well as best-in-class wireless performance in other demanding applications. such as toys, remote controls, fitness, automation, presenter tools, and gaming.

With PRoC-CS, the WirelessUSB NL transceiver can add wireless capability to a wide variety of CapSense applications.

The WirelessUSB NL is a fully-integrated CMOS RF transceiver, GFSK data modem, and packet framer, optimized for use in the 2.4-GHz ISM band. It contains transmit, receive, RF synthesizer, and digital modem functions, with few external components. The transmitter supports digital power control. The receiver uses extensive digital processing for excellent overall performance, even in the presence of interference and transmitter impairments.


The product transmits GFSK data at approximately 0-dBm output power. Sigma-Delta PLL delivers high-quality DC-coupled transmit data path.

The low-IF receiver architecture produces good selectivity and image rejection, with typical sensitivity of –87 dBm or better on most channels. Sensitivity on channels that are integer multiples of the crystal reference oscillator frequency (12 MHz) may show approximately 5 dB degradation. Digital RSSI values are available to monitor channel quality.

On-chip transmit and receive FIFO registers are available to buffer the data transfer with MCU. Over-the-air data rate is always 1 Mbps even when connected to a slow, low-cost MCU. Built-in CRC, FEC, data whitening, and automatic retry/acknowledge are all available to simplify and optimize performance for individual applications.

For more details on the radio's implementation details and timing requriements, please go through the WirelessUSB NL datasheet in www.cypress.com.

Figure 2. WirelessUSB NL logic Block Diagram



Transmit Power Control

The following table lists recommended settings for register 9 for short-range applications, where reduced transmit RF power is a desirable trade off for lower current.

Table 1. Transmit Power Control

Power Setting Description	Typical Transmit Power (dBm)	Register 9
PA0 - Highest power	+1	0x1820
PA2 - High power	0	0x1920
PA4 - High power	-3	0x1A20
PA8 - Low power	-7.5	0x1C20
PA12 - Lower power	-11.2	0x1E20

Power-on and Register Initialization Sequence

For proper initialization at power up, $V_{\rm IN}$ must ramp up at the minimum overall ramp rate no slower than shown by $T_{\rm VIN}$ specification in the following figure. During this time, the RST_n line must track the $V_{\rm IN}$ voltage ramp-up profile to within approximately 0.2 V. Since most MCU GPIO pins automatically default to a high-Z condition at power up, it only requires a pull-up resistor. When power is stable and the MCU POR releases, and MCU begins to execute instructions, RST_n must then be pulsed



low as shown in Figure 13 on page 32, followed by writing Reg[27 = 0x4200. During or after this SPI transaction, the State Machine status can be read to confirm FRAMER_ST= 1, indicating a proper initialization.

Additional System Resources

System resources provide additional capability, such as configurable I^2C slave, SPI master/slave communication interface, three 16-bit programmable timers, and various system resets supported by the M8C.

These system resources provide additional capability useful to complete systems. Additional resources include low voltage detection and power-on reset. The merits of each system resource are listed here:

- The I²C slave/SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- Low-voltage detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced power-on reset (POR) circuit eliminates the need for a system supervisor.
- An internal reference provides an absolute reference for capacitive sensing.
- A register-controlled bypass mode allows the user to disable the LDO regulator.

Getting Started

The quickest way to understand the PRoC-CS silicon is to read this datasheet and then use the PSoC Designer Integrated Development Environment (IDE). This datasheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the Technical Reference Manual for the CapSense devices.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web at www.cypress.com/psoc.

CapSense Design Guides

Design Guides are an excellent introduction to the wide variety of possible CapSense designs. They are located at www.cypress.com/go/CapSenseDesignGuides.

Refer Getting Started with CapSense design guide for information on CapSense design and CY8C20XX6A/H/AS CapSense[®] Design Guide for specific information on PRoC-CS controllers.

Development Kits

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

Training

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

Solutions Library

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.



Development Tools

PSoC Designer™ is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
 - ☐ Hardware and software I²C slaves and masters
 - □ SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

PSoC Designer Software Subsystems

Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this lets you to use more than 100 percent of PSoC's resources for an application.

Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

Assemblers. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also lets you to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.



Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed-function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and lowering inventory costs. These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is:

- 1. Select user modules.
- 2. Configure user modules.
- 3. Organize and connect.
- 4. Generate, verify, and debug.

Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules". User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure User Modules

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each eight bits of resolution. Using these parameters, you can establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All of the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the

internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information that you may need to successfully implement your design.

Organize and Connect

Build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. Perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides APIs with high-level functions to control and respond to hardware events at run time, and interrupt service routines that you can adapt as needed.

A complete code development environment lets you to develop and customize your applications in C, assembly language, or both.


The last step in the development process takes place inside PSoC Designer's Debugger (accessed by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full-speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer. The interface lets you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals.



Pinouts

The CYRF89435 PRoC-CS device is available in a 40-pin QFN package, which is illustrated in the following table. Every port pin (labeled with a "P") is capable of Digital I/O and connection to the common analog bus. However, V_{DD}, and XRES are not capable of Digital I/O.

Figure 3. 40-pin QFN pinout





Pin Definitions

1 P1[3]/SCLK Digital I/O, Analog I/O, SPI CLK 2 P1[1]/MOSI Digital I/O, Analog I/O, TC CLK, I2C SCL, SPI MOSI 3 GND Ground connection 4, 20, 25, 33, 34, 37, 40 5 DNU Do not use 6 DNU Do not use 7 FIFO FIFO status indicator bit 8 DNU Do not use 9 P1[0] Analog I/O, Digital I/O, TC DATA, I2C SDA 10, 21, 24 VIN Unregulated input voitage to the on-chip low drop out (LDO) voltage regulator 11 P1[2] Analog I/O, Digital I/O analog I/O, Digital I/O 12 P1[4] Analog I/O, Digital I/O, EXT CLK 13 XRES Active high external reset with internal pull-down 14 SPI_SS Enable input for SPI, active low. Also used to bring device out of sleep state. 15 PKT Transmit/receive packet status indicator bit 16 SPI_CLK Clock input for SPI interface 17 SPI_MOSI Data input for the SPI bus 18 SPI_MSO Data output (tristate when not active) 19 RST_n RST_n Low: Chip shutdown to conserve power. Register values lost RST_n High: Turn on chip, registers restored to default value 22 VOUT 1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads. 23 P0[4] Analog I/O, Digital I/O, INREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, Integrating input 32 P2[3] Analog I/O, Digital I/O, XTAL Out 33 P0[4] Analog I/O, Digital I/O, Integrating input 34 P1[5] Analog I/O, Digital I/O, XTAL In Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 37 P1[5]/MISO Digital I/O, Analog I/O, 12C SCL, SPI SS 38 P1[5]/MISO Digital I/O, Analog I/O, 12C SCL, SPI SS	Pin No	Pin name	Pin Description
3 GND Ground connection 4, 20, 25, 33, 34, 37, 40 Core power supply voltage. Connect all VDD pins to VOUT pin. 5 DNU Do not use 6 DNU Do not use 7 FIFO FIFO status indicator bit 8 DNU Do not use 9 P1[0] 11 Analog I/O, Digital I/O, TC DATA, I2C SDA 10, 21, 24 VIN Unregulated input voltage to the on-chip low drop out (LDO) voltage regulator 11 P1[2] Analog I/O, Digital I/O, EXT CLK 13 XRES Active high external reset with internal pull-down 14 SPI_SS Enable input for SPI, active low. Also used to bring device out of sleep state. 15 PKT Transmit/receive packet status indicator bit 16 SPI_CLK Clock input for SPI interface 17 SPI_MOSI Data input for the SPI bus 18 SPI_MISO Data output (tristate when not active) 19 RST_n RST_n Low: Chip shutdown to conserve power. Register values lost RST_n High: Turn on chip, registers restored to default value 22 VOUT 1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads. 23 P0[4] Analog I/O, Digital I/O, VREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL In 35 ANTD Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less	1	P1[3]/SCLK ^[2]	Digital I/O, Analog I/O, SPI CLK
4, 20, 25, 33, 34, 37, 40 Core power supply voltage. Connect all VDD pins to VOUT pin. 5 DNU Do not use 6 DNU Do not use 7 FIFO FIFO status indicator bit 8 DNU Do not use 9 P1[0] ¹¹ Analog I/O, Digital I/O, TC DATA, I2C SDA 10, 21, 24 VIN Unregulated input voltage to the on-chip low drop out (LDO) voltage regulator 11 P1[2] Analog I/O, Digital I/O 12 P1[4] Analog I/O, Digital I/O, EXT CLK 13 XRES Active high external reset with internal pull-down 14 SPI_SS Enable input for SPI, active low. Also used to bring device out of sleep state. 15 PKT Transmit/receive packet status indicator bit 16 SPI_CLK Clock input for SPI interface 17 SPI_MOSI Data input for the SPI bus 18 SPI_MISO Data output (tristate when not active) 19 RST_n RST_n Low: Chip shutdown to conserve power. Register values lost RST_n High: Turn on chip, registers restored to default value 22 VOUT 1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads. 23 P0[4] Analog I/O, Digital I/O, VREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O, Nitegrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less	2	P1[1]/MOSI [1]	Digital I/O, Analog I/O, TC CLK, I2C SCL, SPI MOSI
34, 37, 40 5 DNU Do not use 6 DNU Do not use 7 FIFO FIFO status indicator bit 8 DNU Do not use 9 P1[0] ^{11]} Analog I/O, Digital I/O, TC DATA, I2C SDA 10, 21, 24 VIN Unregulated input voltage to the on-chip low drop out (LDO) voltage regulator 11 P1[2] Analog I/O, Digital I/O, EXT CLK 13 XRES Active high external reset with internal pull-down 14 SPI_SS Enable input for SPI, active low. Also used to bring device out of sleep state. 15 PKT Transmit/receive packet status indicator bit 16 SPI_CLK Clock input for SPI interface 17 SPI_MOSI Data input for SPI interface 18 SPI_MISO Data output (tristate when not active) 18 SPI_MISO Data output (tristate when not active) RST_n High: Turn on chip, registers restored to default value 22 VOUT 1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads. 23 P0[4] Analog I/O, Digital I/O, VREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O, SPI CLK 29 P0[3] Analog I/O, Digital I/O, SPI CLK 31 Analog I/O, Digital I/O, NTAL Out 32 P2[5] Analog I/O, Digital I/O, XTAL In 35 ANTD Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 38 P1[7]/SS_N Digital I/O, Analog I/O, Digita	3	GND	Ground connection
6 DNU Do not use 7 FIFO FIFO status indicator bit 8 DNU Do not use 9 P1[0] I'I Analog I/O, Digital I/O, TC DATA, I2C SDA 10, 21, 24 VIN Unregulated input voltage to the on-chip low drop out (LDO) voltage regulator 11 P1[2] Analog I/O, Digital I/O, EXT CLK 13 XRES Active high external reset with internal pull-down 14 SPI_SS Enable input for SPI, active low. Also used to bring device out of sleep state. 15 PKT Transmit/receive packet status indicator bit 16 SPI_CLK Clock input for SPI interface 17 SPI_MOSI Data input for the SPI bus 18 SPI_MISO Data output (tristate when not active) 19 RST_n RST_n Low: Chip shutdown to conserve power. Register values lost RST_n High: Turn on chip, registers restored to default value 22 VOUT 1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads. 23 P0[4] Analog I/O, Digital I/O, NREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL Out 33 ANTD Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less		VDD	Core power supply voltage. Connect all VDD pins to VOUT pin.
7 FIFO FIFO status indicator bit 8 DNU Do not use 9 P1[0] [1] Analog I/O, Digital I/O, TC DATA, I2C SDA 10, 21, 24 VIN Unregulated input voltage to the on-chip low drop out (LDO) voltage regulator 11 P1[2] Analog I/O, Digital I/O C Digital	5	DNU	Do not use
8 DNU Do not use 9 P1[0] [1] Analog I/O, Digital I/O, TC DATA, I2C SDA 10, 21, 24 VIN Unregulated input voltage to the on-chip low drop out (LDO) voltage regulator 11 P1[2] Analog I/O, Digital I/O 12 P1[4] Analog I/O, Digital I/O EXT CLK 13 XRES Active high external reset with internal pull-down 14 SPI_SS Enable input for SPI, active low. Also used to bring device out of sleep state. 15 PKT Transmit/receive packet status indicator bit 16 SPI_CLK Clock input for SPI interface 17 SPI_MOSI Data input for the SPI bus 18 SPI_MISO Data output (tristate when not active) 19 RST_n RST_n Low: Chip shutdown to conserve power. Register values lost RST_n High: Turn on chip, registers restored to default value 22 VOUT 1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads. 23 P0[4] Analog I/O, Digital I/O, VREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O, SPI CLK 29 P0[3] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, NTAL In 33 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 KΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 KΩ or less	6	DNU	Do not use
9 P1[0] IT Analog I/O, Digital I/O, TC DATA, I2C SDA 10, 21, 24 VIN Unregulated input voltage to the on-chip low drop out (LDO) voltage regulator 11 P1[2] Analog I/O, Digital I/O 12 P1[4] Analog I/O, Digital I/O, EXT CLK 13 XRES Active high external reset with internal pull-down 14 SPI_SS Enable input for SPI, active low. Also used to bring device out of sleep state. 15 PKT Transmit/receive packet status indicator bit 16 SPI_CLK Clock input for SPI interface 17 SPI_MOSI Data input for the SPI bus 18 SPI_MISO Data output (tristate when not active) 19 RST_n RST_n Low: Chip shutdown to conserve power. Register values lost RST_n High: Turn on chip, registers restored to default value 22 VOUT 1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads. 23 P0[4] Analog I/O, Digital I/O, VREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O, SPI CLK 29 P0[3] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, Integrating input 32 P2[3] Analog I/O, Digital I/O, XTAL In 33 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less	7	FIFO	FIFO status indicator bit
10, 21, 24 VIN Unregulated input voltage to the on-chip low drop out (LDO) voltage regulator 11 P1[2] Analog I/O, Digital I/O 12 P1[4] Analog I/O, Digital I/O, EXT CLK 13 XRES Active high external reset with internal pull-down 14 SPI_SS Enable input for SPI, active low. Also used to bring device out of sleep state. 15 PKT Transmit/receive packet status indicator bit 16 SPI_CLK Clock input for SPI interface 17 SPI_MOSI Data input for the SPI bus 18 SPI_MISO Data output (tristate when not active) 19 RST_n RST_n Low. Chip shutdown to conserve power. Register values lost RST_n High: Turn on chip, registers restored to default value 22 VOUT 1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads. 23 P0[4] Analog I/O, Digital I/O, VREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less	8	DNU	Do not use
11 P1[2] Analog I/O, Digital I/O 12 P1[4] Analog I/O, Digital I/O, EXT CLK 13 XRES Active high external reset with internal pull-down 14 SPI_SS Enable input for SPI, active low. Also used to bring device out of sleep state. 15 PKT Transmit/receive packet status indicator bit 16 SPI_CLK Clock input for SPI interface 17 SPI_MOSI Data input for the SPI bus 18 SPI_MISO Data output (tristate when not active) 19 RST_n RST_n Low. Chip shutdown to conserve power. Register values lost RST_n High: Turn on chip, registers restored to default value 22 VOUT 1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads. 23 P0[4] Analog I/O, Digital I/O, VREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O, SPI CLK 29 P0[3] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less	9	P1[0] ^[1]	Analog I/O, Digital I/O, TC DATA, I2C SDA
12 P1[4] Analog I/O, Digital I/O, EXT CLK 13 XRES Active high external reset with internal pull-down 14 SPI_SS Enable input for SPI, active low. Also used to bring device out of sleep state. 15 PKT Transmit/receive packet status indicator bit 16 SPI_CLK Clock input for SPI interface 17 SPI_MOSI Data input for the SPI bus 18 SPI_MISO Data output (tristate when not active) 19 RST_n RST_n Low: Chip shutdown to conserve power. Register values lost RST_n High: Turn on chip, registers restored to default value 22 VOUT 1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads. 23 P0[4] Analog I/O, Digital I/O, VREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O,SPI CLK 29 P0[3] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 38 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	10, 21, 24	VIN	Unregulated input voltage to the on-chip low drop out (LDO) voltage regulator
13 XRES Active high external reset with internal pull-down 14 SPI_SS Enable input for SPI, active low. Also used to bring device out of sleep state. 15 PKT Transmit/receive packet status indicator bit 16 SPI_CLK Clock input for SPI interface 17 SPI_MOSI Data input for the SPI bus 18 SPI_MISO Data output (tristate when not active) 19 RST_n RST_n Low: Chip shutdown to conserve power. Register values lost RST_n High: Turn on chip, registers restored to default value 22 VOUT 1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads. 23 P0[4] Analog I/O, Digital I/O, VREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O,SPI CLK 29 P0[3] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 38 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	11	P1[2]	Analog I/O, Digital I/O
SPI_SS Enable input for SPI, active low. Also used to bring device out of sleep state. 15 PKT Transmit/receive packet status indicator bit 16 SPI_CLK Clock input for SPI interface 17 SPI_MOSI Data input for the SPI bus 18 SPI_MISO Data output (tristate when not active) 19 RST_n RST_n Low: Chip shutdown to conserve power. Register values lost RST_n High: Turn on chip, registers restored to default value 22 VOUT 1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads. 23 P0[4] Analog I/O, Digital I/O, VREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O, SPI CLK 29 P0[3] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 38 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	12	P1[4]	Analog I/O, Digital I/O, EXT CLK
15 PKT Transmit/receive packet status indicator bit 16 SPI_CLK Clock input for SPI interface 17 SPI_MOSI Data input for the SPI bus 18 SPI_MISO Data output (tristate when not active) 19 RST_n RST_n Low: Chip shutdown to conserve power. Register values lost RST_n High: Turn on chip, registers restored to default value 22 VOUT 1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads. 23 P0[4] Analog I/O, Digital I/O, VREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O,SPI CLK 29 P0[3] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 38 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	13	XRES	Active high external reset with internal pull-down
16 SPI_CLK Clock input for SPI interface 17 SPI_MOSI Data input for the SPI bus 18 SPI_MISO Data output (tristate when not active) 19 RST_n RST_n Low: Chip shutdown to conserve power. Register values lost RST_n High: Turn on chip, registers restored to default value 22 VOUT 1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads. 23 P0[4] Analog I/O, Digital I/O, VREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O,SPI CLK 29 P0[3] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 38 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	14	SPI_SS	Enable input for SPI, active low. Also used to bring device out of sleep state.
17 SPI_MOSI Data input for the SPI bus 18 SPI_MISO Data output (tristate when not active) 19 RST_n RST_n Low: Chip shutdown to conserve power. Register values lost RST_n High: Turn on chip, registers restored to default value 22 VOUT 1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads. 23 P0[4] Analog I/O, Digital I/O, VREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O,SPI CLK 29 P0[3] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 38 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	15	PKT	Transmit/receive packet status indicator bit
18 SPI_MISO Data output (tristate when not active) 19 RST_n RST_n Low: Chip shutdown to conserve power. Register values lost RST_n High: Turn on chip, registers restored to default value 22 VOUT 1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads. 23 P0[4] Analog I/O, Digital I/O, VREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O,SPI CLK 29 P0[3] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 38 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	16	SPI_CLK	Clock input for SPI interface
19 RST_n RST_n Low: Chip shutdown to conserve power. Register values lost RST_n High: Turn on chip, registers restored to default value 22 VOUT 1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads. 23 P0[4] Analog I/O, Digital I/O, VREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O,SPI CLK 29 P0[3] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 37 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	17	SPI_MOSI	Data input for the SPI bus
RST_n High: Turn on chip, registers restored to default value 22 VOUT 1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads. 23 P0[4] Analog I/O, Digital I/O, VREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O,SPI CLK 29 P0[3] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 38 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	18	SPI_MISO	Data output (tristate when not active)
P0[4] Analog I/O, Digital I/O, VREF 26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O,SPI CLK 29 P0[3] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 37 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	19	RST_n	
26 XTALO Output of the crystal oscillator gain block 27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O,SPI CLK 29 P0[3] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 37 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	22	VOUT	1.8 V output from on-chip LDO. Connect to all VDD pins, do not connect to external loads.
27 XTALI Input to the crystal oscillator gain block 28 P0[7] Analog I/O, Digital I/O,SPI CLK 29 P0[3] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 38 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	23	P0[4]	Analog I/O, Digital I/O, VREF
28 P0[7] Analog I/O, Digital I/O,SPI CLK 29 P0[3] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 38 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	26	XTALO	Output of the crystal oscillator gain block
29 P0[3] Analog I/O, Digital I/O, Integrating input 30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 38 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	27	XTALI	Input to the crystal oscillator gain block
30 P0[1] Analog I/O, Digital I/O, Integrating input 31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 38 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	28	P0[7]	Analog I/O, Digital I/O,SPI CLK
31 P2[5] Analog I/O, Digital I/O, XTAL Out 32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 38 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	29	P0[3]	Analog I/O, Digital I/O, Integrating input
32 P2[3] Analog I/O, Digital I/O, XTAL In 35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 38 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	30	P0[1]	Analog I/O, Digital I/O, Integrating input
35 ANTb Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 38 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	31	P2[5]	Analog I/O, Digital I/O, XTAL Out
36 ANT Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less 38 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	32	P2[3]	Analog I/O, Digital I/O, XTAL In
38 P1[7]/SS_N Digital I/O, Analog I/O, I2C SCL, SPI SS	35	ANTb	Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less
	36	ANT	Differential RF input/output. Each of these pins must be DC grounded, 20 kΩ or less
39 P1[5]/MISO Digital I/O, Analog I/O, I2C SDA, SPI MISO	38	P1[7]/SS_N	Digital I/O, Analog I/O, I2C SCL, SPI SS
	39	P1[5]/MISO	Digital I/O, Analog I/O, I2C SDA, SPI MISO

Notes

On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

2. Alternate SPI clock.



Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 2. Absolute Maximum Ratings

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{STG}	Storage temperature	Higher storage temperatures reduce data retention time. Recommended Storage Temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 85 °C degrades reliability.	TBD	TBD	TBD	°C
V _{IN} [3]		_	1.9	_	3.63	V
V_{DD}	Supply voltage	_	-0.5	_	1.98	V
V _{IO}	DC input voltage	-	-0.5	_	VDD + 0.5	V
$V_{IOZ}^{[4]}$	DC voltage applied to tristate	-	-0.5	_	VDD + 0.5	V
I _{MIO}	Maximum current into any port pin	_	TBD	TBD	TBD	mA
ESD	Electrostatic discharge voltage	Human body model ESD i) RF pins (ANT, ANTb) ii) Analog pins (XTALi, XTALo) iii) Remaining pins	500 500 2000	_	-	V
LU	Latch-up current	In accordance with JESD78 standard	_	_	140	mA

Operating Temperature

Table 3. Operating Temperature

Symbol	Description	Conditions	Min	Тур	Max	Units
T _A	Ambient temperature	-	0	_	70	°C
TJ		The temperature rise from ambient to junction is package specific. Refer the Thermal Impedances on page 34. The user must limit the power consumption to comply with this requirement.		TBD	TBD	°C

<sup>Notes
3. Program the device at 3.3 V only. Hence use MiniProg3 only as MiniProg1 does not support programming at 3.3 V.
4. Port1 pins are hot-swap capable with I/O configured in High-Z mode, and pin input voltage above V_{IN}.</sup>



Electrical Specifications – PSoC Core

This section presents the DC and AC electrical specifications of the CYRF89435 PSoC devices. For the latest electrical specifications, confirm that you have the most recent datasheet by visiting the web at http://www.cypress.com/psoc.




Figure 4. Voltage versus CPU Frequency



DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 4. DC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{IN} ^[5, 6, 7, 8]	Supply voltage	Refer the table DC POR and LVD Specifications on page 18	1.9	-	3.6	V
I _{DD24}	Supply current, IMO = 24 MHz	Conditions are $V_{IN} \le 3.0 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$, CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current	-	2.88	4.00	mA
I _{DD12}	Supply current, IMO = 12 MHz	Conditions are $V_{IN} \le 3.0 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$, CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current	-	1.71	2.60	mA
I _{DD6}	Supply current, IMO = 6 MHz	Conditions are $V_{IN} \le 3.0 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$, CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current	-	1.16	1.80	mA
I _{DDAVG10}	Average supply current per sensor	One sensor scanned at 10 ms rate	-	250	_	μА
I _{DDAVG100}	Average supply current per sensor	One sensor scanned at 100 ms rate	_	25	_	μА
I _{DDAVG500}	Average supply current per sensor	One sensor scanned at 500 ms rate	-	7	_	μА
I _{SB0}	Deep sleep current	$V_{\text{IN}} \le 3.0 \text{ V}, T_{\text{A}} = 25 ^{\circ}\text{C},$ I/O regulator turned off	_	0.10	1.05	μА
I _{SB1}	Standby current with POR, LVD and sleep timer	$V_{\text{IN}} \leq 3.0 \text{ V}, T_{\text{A}} = 25 ^{\circ}\text{C},$ I/O regulator turned off	-	1.07	1.50	μА
I _{SBI2C}	Standby current with I ² C enabled	Conditions are V_{IN} = 3.3 V, T_A = 25 °C and CPU = 24 MHz	_	1.64	_	μА

Notes

If powering down in standby sleep mode, to properly detect and recover from a V_{IN} brown out condition any of the following actions must be taken:
Bring the device out of sleep before powering down.
Assure that V_{IN} falls below 100 mV before powering back up.
Set the No Buzz bit in the OSC_CR0 register to keep the voltage monitoring circuit powered during sleep.
Increase the buzz rate to assure that the falling edge of V_{IN} is captured. The rate is configured through the PSSDC bits in the SLP_CFG register.
For the referenced registers, refer to the CY8C20X36 Technical Reference Manual. In deep sleep mode, additional low power voltage monitoring circuitry allows V_{IN} brown out conditions to be detected for edge rates slower than 1V/ms.

 ^{6.} Always greater than 50 mV above V_{PPOR1} voltage for falling supply.
 7. Always greater than 50 mV above V_{PPOR2} voltage for falling supply.

^{8.} Always greater than 50 mV above V_{PPOR3} voltage for falling supply.



DC GPIO Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 2.4 V to 3.0 V and 0 °C \leq T_A \leq 70 °C, or 1.9 V to 2.4 V and 0 °C \leq T_A \leq 70 °C, respectively. Typical parameters apply to 3.3 V at 25 °C and are for design guidance only.

Table 5. 2.4 V to 3.0 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R _{PU}	Pull-up resistor	-	4	5.60	8	kΩ
V _{OH1}	High output voltage Port 2 or 3 or 4 pins	I_{OH} < 10 μ A, maximum of 10 mA source current in all I/Os	V _{IN} – 0.20	_	_	V
V _{OH2}	High output voltage Port 2 or 3 or 4 pins	I _{OH} = 0.2 mA, maximum of 10 mA source current in all I/Os	V _{IN} – 0.40	_	_	V
V _{OH3}	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	I _{OH} < 10 μA, maximum of 10 mA source current in all I/Os	V _{IN} – 0.20	-	_	V
V _{OH4}	High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1	I _{OH} = 2 mA, maximum of 10 mA source current in all I/Os	V _{IN} – 0.50	-	_	V
V _{OH5A}	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I_{OH} < 10 $\mu A,V_{IN}$ > 2.4 V, maximum of 20 mA source current in all I/Os	1.50	1.80	2.10	V
V _{OH6A}	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I_{OH} = 1 mA, V_{IN} > 2.4 V, maximum of 20 mA source current in all I/Os	1.20	_	_	V
V _{OL}	Low output voltage	I _{OL} = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.75	V
V _{IL}	Input low voltage	-	_	-	0.72	V
V _{IH}	Input high voltage	_	1.40	-		V
V_{H}	Input hysteresis voltage	-	_	80	-	mV
I _{IL}	Input leakage (absolute value)	-	_	1	1000	nA
C _{PIN}	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF
V _{ILLVT2.5}	Input Low Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	0.7	_	_	V
V _{IHLVT2.5}	Input High Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	1.2	-	_	V



Table 6. 1.9 V to 2.4 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R _{PU}	Pull-up resistor	-	4	5.60	8	kΩ
V _{OH1}	High output voltage Port 2 or 3 or 4 pins	I_{OH} = 10 μ A, maximum of 10 mA source current in all I/Os	V _{IN} – 0.20	_	_	V
V _{OH2}	High output voltage Port 2 or 3 or 4 pins	I _{OH} = 0.5 mA, maximum of 10 mA source current in all I/Os	V _{IN} – 0.50	_	_	V
V _{OH3}	High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1	I _{OH} = 100 μA, maximum of 10 mA source current in all I/Os	V _{IN} – 0.20	_	_	V
V _{OH4}	High output voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	I _{OH} = 2 mA, maximum of 10 mA source current in all I/Os	V _{IN} – 0.50	_	_	V
V _{OL}	Low output voltage	I _{OL} = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.40	V
V _{IL}	Input low voltage	-	_	-	0.30 × V _{IN}	V
V _{IH}	Input high voltage	-	0.65 × V _{IN}	_	_	V
V_{H}	Input hysteresis voltage	-	-	80	-	mV
I _{IL}	Input leakage (absolute value)	-	-	1	1000	nA
C _{PIN}	Capacitive load on pins	Package and pin dependent temp = 25 °C	0.50	1.70	7	pF

Analog DC Mux Bus Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 7. DC Analog Mux Bus Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R _{SW}	Switch resistance to common analog bus	_	_	-	800	Ω
R_{GND}	Resistance of initialization switch to GND	_	_	-	800	Ω

The maximum pin voltage for measuring $\rm R_{SW}$ and $\rm R_{GND}$ is 1.8 $\rm V$

DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 8. DC Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{LPC}	Low power comparator (LPC) common mode	Maximum voltage limited to V _{IN}	0.0	_	1.8	V
I _{LPC}	LPC supply current	_	_	10	40	μА
V _{OSLPC}	LPC voltage offset	-	_	3	30	mV

Document Number: 001-76581 Rev. *D



Comparator User Module Electrical Specifications

The following table lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range: 0 °C \leq T_A \leq 70 °C, 1.9 V \leq V_{IN} \leq 3.6 V.

Table 9. Comparator User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
t _{COMP}	Comparator response time	50 mV overdrive	_	70	100	ns
Offset		Valid from 0.2 V to V _{IN} – 0.2 V	_	2.5	30	mV
Current		Average DC current, 50 mV overdrive	-	20	80	μΑ
PSRR	Supply voltage > 2 V	Power supply rejection ratio	_	80	_	dB
	Supply voltage < 2 V	Power supply rejection ratio	_	40	-	dB
Input range		_	0		1.5	V



ADC Electrical Specifications

Table 10. ADC User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
Input			•	•	•	
V _{IN}	Input voltage range	-	0	_	VREFADC	V
C _{IIN}	Input capacitance	-	_	_	5	pF
R _{IN}	Input resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	1/(500fF × data clock)	1/(400fF × data clock)	1/(300fF × data clock)	Ω
Reference		•				
V _{REFADC}	ADC reference voltage	-	1.14	_	1.26	V
Conversion F	Rate	•	•	•	•	•
F _{CLK}	Data clock	Source is chip's internal main oscillator. See AC Chip-Level Specifications for accuracy	2.25	_	6	MHz
S8	8-bit sample rate	Data clock set to 6 MHz. Sample rate = 0.001 / (2^Resolution/Data Clock)	_	23.43	_	ksps
S10	10-bit sample rate	Data clock set to 6 MHz. Sample rate = 0.001 / (2^resolution/data clock)	_	5.85	_	ksps
DC Accuracy	1		•	·		
RES	Resolution	Can be set to 8-, 9-, or 10-bit	8	_	10	bits
DNL	Differential nonlinearity	-	-1	_	+2	LSB
INL	Integral nonlinearity	-	-2	_	+2	LSB
E _{OFFSET}	Offset error	8-bit resolution	0	3.20	19.20	LSB
		10-bit resolution	0	12.80	76.80	LSB
E _{GAIN}	Gain error	For any resolution	-5	_	+5	%FSR
Power	•	•	•	•	•	
I _{ADC}	Operating current	-	-	2.10	2.60	mA
PSRR	Power supply rejection ratio	PSRR (VIN > 3.0 V)	_	24	_	dB
		PSRR (VIN < 3.0 V)	-	30	-	dB



DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 11. DC POR and LVD Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{POR1}	2.36 V selected in PSoC Designer	V _{IN} must be greater than or equal	-	2.36	2.41	V
V _{POR2}	2.60 V selected in PSoC Designer	to 1.9 V during startup, reset from the XRES pin, or reset from watchdog.		2.60	2.66	
V _{POR3}	2.82 V selected in PSoC Designer		_	2.82	2.95	
V_{LVD0}	2.45 V selected in PSoC Designer	_	2.40	2.45	2.51	V
V_{LVD1}	2.71 V selected in PSoC Designer		2.64 ^[9]	2.71	2.78	
V_{LVD2}	2.92 V selected in PSoC Designer		2.85 ^[10]	2.92	2.99	
V_{LVD3}	3.02 V selected in PSoC Designer		2.95 ^[11]	3.02	3.09	
V_{LVD4}	3.13 V selected in PSoC Designer		3.06	3.13	3.20	
V_{LVD5}	1.90 V selected in PSoC Designer		1.84	1.90	2.32	

DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 12. DC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
VIN	Supply voltage for flash write operations	_	1.91	_	3.6	V
I _{DDP}	Supply current during programming or verify	_	_	5	25	mA
V _{ILP}	Input low voltage during programming or verify	See the appropriate DC GPIO Specifications on page 14	_	_	V _{IL}	V
V _{IHP}	Input high voltage during programming or verify	See the appropriate DC GPIO Specifications on page 14	V _{IH}	_	_	V
I _{ILP}	Input current when Applying V _{ILP} to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	-	_	0.2	mA
I _{IHP}	Input current when applying V _{IHP} to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	-	_	1.5	mA
V _{OLP}	Output low voltage during programming or verify		_	_	+ 0.75	V
V _{OHP}	Output high voltage during programming or verify	See appropriate DC GPIO Specifications on page 14. For V_{IN} > 3 V use V_{OH4} in Table 3 on page 11.	V _{OH}	-	VIN	V
Flash _{ENPB}	Flash write endurance	Erase/write cycles per block	50,000	-	-	-
Flash _{DR}	Flash data retention	Following maximum Flash write cycles; ambient temperature of 55 °C	20	_	_	Years

Notes

^{9.} Always greater than 50 mV above $\rm V_{\sc PPOR1}$ voltage for falling supply.

^{10.} Always greater than 50 mV above V_{PPOR2} voltage for falling supply.

11. Always greater than 50 mV above V_{PPOR3} voltage for falling supply.



DC I²C Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3, 2.4 V to 3.0 V and 0 $^{\circ}$ C \leq T_A \leq 70 $^{\circ}$ C, or 1.9 V to 2.4 V and 0 $^{\circ}$ C \leq T_A \leq 70 $^{\circ}$ C, respectively. Typical parameters apply to 3.3 V at 25 $^{\circ}$ C and are for design guidance only.

Table 13. DC I²C Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{ILI2C}	Input low level	3.1 V ≤ VIN ≤ 3.6 V	_	-	0.25 × VIN	V
		2.5 V ≤ VIN ≤ 3.0 V	_	_	0.3 × VIN	V
		1.9 V ≤ VIN ≤ 2.4 V	_	_	0.3 × VIN	V
V _{IHI2C}	Input high level	1.9 V ≤ VIN ≤ 3.6 V	0.65 × VIN	-	_	V

DC Reference Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 2.4 V to 3.0 V and 0 °C \leq T_A \leq 70 °C, or 1.9 V to 2.4 V and 0 °C \leq T_A \leq 70 °C, respectively. Typical parameters apply to 3.3 V at 25 °C and are for design guidance only.

Table 14. DC Reference Buffer Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V_{Ref}	Reference buffer output	1.9 V to 3.6 V	1	_	1.05	V
V_{RefHi}	Reference buffer output	1.9 V to 3.6 V	1.2	-	1.25	V

DC IDAC Specifications

Table 15. DC IDAC Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
IDAC_DNL	Differential nonlinearity	-4.5	-	+4.5	LSB	
IDAC_INL	Integral nonlinearity	-5	-	+5	LSB	
IDAC_Gain	Range = 0.5x	6.64	-	22.46	μA	DAC setting = 128 dec.
(Source)	Range = 1x	14.5	-	47.8	μA	Not recommended for CapSense applications.
	Range = 2x	42.7	-	92.3	μA	эрричины
	Range = 4x	91.1	-	170	μA	DAC setting = 128 dec
	Range = 8x	184.5	-	426.9	μA	DAC setting = 128 dec



AC Chip-Level Specifications

Table 16. AC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{IMO24}	IMO frequency at 24 MHz Setting	_	22.8	24	25.2	MHz
F _{IMO12}	IMO frequency at 12 MHz setting	-	11.4	12	12.6	MHz
F _{IMO6}	IMO frequency at 6 MHz setting	_	5.7	6.0	6.3	MHz
F _{CPU}	CPU frequency	_	0.75	_	25.20	MHz
F _{32K1}	ILO frequency	_	19	32	50	kHz
F _{32K_U}	ILO untrimmed frequency	_	13	32	82	kHz
DC _{IMO}	Duty cycle of IMO	_	40	50	60	%
DC _{ILO}	ILO duty cycle	-	40	50	60	%
SR _{POWER_UP}	Power supply slew rate	VIN slew rate during power-up	-	-	250	V/ms
t _{XRST}	External reset pulse width at power-up	After supply voltage is valid	1	_	_	ms
t _{XRST2}	External reset pulse width after power-up	Applies after part has booted	10	_	_	μS
tos	Startup time of ECO	-	-	1	-	s
t _{JIT_IMO}	N = 32	6 MHz IMO cycle-to-cycle jitter (RMS)	_	0.7	6.7	ns
		6 MHz IMO long term N (N = 32) cycle-to-cycle jitter (RMS)	_	4.3	29.3	ns
		6 MHz IMO period jitter (RMS)	-	0.7	3.3	ns
		12 MHz IMO cycle-to-cycle jitter (RMS)	_	0.5	5.2	ns
		12 MHz IMO long term N (N = 32) cycle-to-cycle jitter (RMS)	-	2.3	5.6	ns
		12 MHz IMO period jitter (RMS)	_	0.4	2.6	ns
		24 MHz IMO cycle-to-cycle jitter (RMS)	_	1.0	8.7	ns
		24 MHz IMO long term N (N = 32) cycle-to-cycle jitter (RMS)	-	1.4	6.0	ns
		24 MHz IMO period jitter (RMS)	_	0.6	4.0	ns




AC GPIO Specifications

Table 17. AC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{GPIO}	GPIO operating frequency	Normal strong mode Port 0, 1	0	_	6 MHz for 1.9 V <vin 2.40="" <="" td="" v<=""><td>MHz</td></vin>	MHz
			0	_	12 MHz for 2.40 V < VIN< 3.6 V	MHz
t _{RISE23}	Rise time, strong mode, Cload = 50 pF Port 2 or 3 or 4 pins	VIN = 3.0 to 3.6 V, 10% to 90%	15	_	80	ns
t _{RISE23L}	Rise time, strong mode low supply, Cload = 50 pF, Port 2 or 3 or 4 pins	VIN = 1.9 to 3.0 V, 10% to 90%	15	_	80	ns
t _{RISE01}	Rise time, strong mode, Cload = 50 pF, Ports 0 or 1	VIN = 3.0 to 3.6 V, 10% to 90%, LDO enabled or disabled	10	_	50	ns
t _{RISE01L}	Rise time, strong mode low supply, Cload = 50 pF, Ports 0 or 1	VIN = 1.9 to 3.0 V, 10% to 90%, LDO enabled or disabled	10	_	80	ns
t _{FALL}	Fall time, strong mode, Cload = 50 pF, all ports	VIN = 3.0 to 3.6 V, 10% to 90%	10	_	50	ns
t _{FALLL}	Fall time, strong mode low supply, Cload = 50 pF, all ports	VIN = 1.9 to 3.0 V, 10% to 90%	10	_	70	ns

Figure 5. GPIO Timing Diagram





AC Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 18. AC Low Power Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
t _{LPC}	Comparator response time, 50 mV overdrive	50 mV overdrive does not include offset voltage.	_	_	100	ns

AC External Clock Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 19. AC External Clock Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{OSCEXT}	Frequency (external oscillator frequency)	_	0.75	-	25.20	MHz
	High period	-	20.60	_	5300	ns
	Low period	-	20.60	_	_	ns
	Power-up IMO to switch	_	150	_	_	μS



AC Programming Specifications

Figure 6. AC Waveform




Table 20. AC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
t _{RSCLK}	Rise time of SCLK	-	1	-	20	ns
t _{FSCLK}	Fall time of SCLK	-	1	-	20	ns
t _{SSCLK}	Data setup time to falling edge of SCLK	-	40	_	_	ns
t _{HSCLK}	Data hold time from falling edge of SCLK	-	40	_	-	ns
F _{SCLK}	Frequency of SCLK	-	0	_	8	MHz
t _{ERASEB}	Flash erase time (block)	-	-	-	18	ms
t _{WRITE}	Flash block write time	-	-	-	25	ms
t _{DSCLK3}	Data out delay from falling edge of SCLK	$3.0 \le V_{DD} \le 3.6$	-	_	85	ns
t _{DSCLK2}	Data out delay from falling edge of SCLK	$1.9 \le V_{DD} \le 3.0$	-	-	130	ns
t _{XRST3}	External reset pulse width after power-up	Required to enter programming mode when coming out of sleep	300	-	-	μS
t _{XRES}	XRES pulse length	-	300	-	_	μS
t _{VDDWAIT}	V _{DD} stable to wait-and-poll hold off	-	0.1	_	1	ms
t _{VDDXRES}	V _{DD} stable to XRES assertion delay	-	14.27	_	_	ms
t _{POLL}	SDATA high pulse time	-	0.01	_	200	ms
t _{ACQ}	"Key window" time after a V _{DD} ramp acquire event, based on 256 ILO clocks.	_	3.20	_	19.60	ms
^t xresini	"Key window" time after an XRES event, based on 8 ILO clocks	_	98	_	615	μs




AC I²C Specifications

Table 21. AC Characteristics of the I²C SDA and SCL Pins

Symbol	Description	Standard Mode		Fast Mode		Units
Symbol	Description	Min	Max	Min	Max	Units
f _{SCL}	SCL clock frequency	0	100	0	400	kHz
t _{HD;STA}	Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0	_	0.6	_	μs
t _{LOW}	LOW period of the SCL clock	4.7	_	1.3	_	μs
t _{HIGH}	HIGH Period of the SCL clock	4.0	_	0.6	_	μs
t _{SU;STA}	Setup time for a repeated START condition	4.7	_	0.6	-	μs
t _{HD;DAT}	Data hold time	0	3.45	0	0.90	μs
t _{SU;DAT}	Data setup time	250	_	100 ^[12]	_	ns
t _{SU;STO}	Setup time for STOP condition	4.0	_	0.6	-	μs
t _{BUF}	Bus free time between a STOP and START condition	4.7	_	1.3	_	μs
t _{SP}	Pulse width of spikes are suppressed by the input filter	-	_	0	50	ns

Figure 7. Definition for Timing for Fast/Standard Mode on the I²C Bus



^{12.} A Fast-Mode I²C-bus device can be used in a standard mode I²C-bus system, but the requirement t_{SU;DAT} ≥ 250 ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU;DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I²C-bus specification) before the SCL line is released.



SPI Master AC Specifications

Table 22. SPI Master AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{SCLK}	SCLK clock frequency	$V_{IN} \ge 2.4 \text{ V}$ VIN < 2.4 V	_ _	-	6 3	MHz MHz
DC	SCLK duty cycle	-	_	50	_	%
t _{SETUP}	MISO to SCLK setup time	VIN ≥ 2.4 V VIN < 2.4 V	60 100	_ _	_ _	ns ns
t _{HOLD}	SCLK to MISO hold time	-	40	_	_	ns
t _{OUT_VAL}	SCLK to MOSI valid time	-	_	_	40	ns
t _{OUT_HIGH}	MOSI high time	_	40	-	-	ns

Figure 8. SPI Master Mode 0 and 2





Figure 9. SPI Master Mode 1 and 3






SPI Slave AC Specifications

Table 23. SPI Slave AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{SCLK}	SCLK clock frequency	-	-	_	4	MHz
t _{LOW}	SCLK low time	_	42	_	-	ns
t _{HIGH}	SCLK high time	-	42	_	_	ns
t _{SETUP}	MOSI to SCLK setup time	-	30	_	_	ns
t _{HOLD}	SCLK to MOSI hold time	-	50	_	_	ns
t _{SS_MISO}	SS high to MISO valid	-	_	_	153	ns
t _{SCLK_MISO}	SCLK to MISO valid	_	-	_	125	ns
t _{SS_HIGH}	SS high time	-	50	_	_	ns
t _{SS_CLK}	Time from SS low to first SCLK	-	2/SCLK	_	_	ns
t _{CLK_SS}	Time from last SCLK to SS high	_	2/SCLK	_	_	ns

Figure 10. SPI Slave Mode 0 and 2








Figure 11. SPI Slave Mode 1 and 3



Electrical Specifications – RF Section

Symbol	Description	Min	Тур	Max	Units	Test Condition and Notes
	Supply voltage					
V _{IN}	DC power supply voltage range	1.9	_	3.6	VDC	Input to V _{IN} pins
	Current consumption	1		-1		
I _{DD_TX2}	Current consumption – Tx	-	18.5	_	mA	Transmit power PA2. BRCLK off.
I _{DD_TX12}		_	13.7	_	mA	Transmit power PA12. BRCLK off
I _{DD_RX}	Current consumption – Rx	_	18	-	mA	BRCLK off
I _{DD_IDLE1}	Current consumption – idle	_	1.1	_	mA	Configured for BRCLK output off
I _{DD_SLPx}	Current consumption – sleep	_	1	-	μА	Temperature = +25 °C. Using firmware sleep patch. Register 27 = 0x1200, for V _{IN} ≥ 3.00 VDC only
I _{DD_SLPr}		_	8	-	μA	Temperature = +25 °C; using firmware sleep patch Register 27 = 0x4200.
I _{DD_SLPh}		-	38	-	μА	Temperature = +70 °C 'C' grade part; using firmware sleep patch Register 27 = 0x4200
V _{IH}	Logic input high	0.8 VIN	-	1.2 VIN	V	
V _{IL}	Logic input low	0	-	0.8	V	
I_LEAK_IN	Input leakage current	_	_	10	μA	
V _{OH}	Logic output high	0.8 VIN		_	V	I _{OH} = 100 μA source
V_{OL}	Logic output low	_		0.4	V	I _{OL} = 100 μA sink
I_LEAK_OUT	Output leakage current	_		10	μΑ	MISO in tristate
T_RISE_OUT	Rise/fall time (SPI MISO)	_	8	25	ns	7 pF cap. load
T_RISE_IN	Rise/fall time (SPI MOSI)	_	_	25	ns	
T _{r_spi}	CLK rise, fall time (SPI)	_	-	25	ns	Requirement for error-free register reading, writing.
F_OP	Operating frequency range	2400	_	2482	MHz	Usage on-the-air is subject to local regulatory agency restrictions regarding operating frequency.
V _{SWR_I}	Antenna port mismatch $(Z_0 = 50 \Omega)$	-	<2:1	_	VSWR	Receive mode. Measured using LC matching circuit
VSWR_O		-	<2:1	_	VSWR	Transmit mode. Measured using LC matching circuit
Receive section	on				1	Measured using LC matching circuit for BER ≤ 0.1%



Electrical Specifications – RF Section (continued)

Symbol	Description	Min	Тур	Max	Units	Test Condition and Notes
RxS _{base}	Receiver sensitivity (FEC off)	_	-87	_	dBm	Room temperature only 0-ppm crystal frequency error.
RxS _{temp}		_	-84	_	dBm	Over temperature; 0-ppm crystal frequency error.
RxS _{ppm}		_	-84	_	dBm	Room temperature only 80-ppm total frequency error (± 40-ppm crystal frequency error, each end of RF link)
RxS _{temp+ppm}		_	-80	_	dBm	Over temperature; 80-ppm total frequency error (± 40-ppm crystal frequency error, each end of RF link)
R _{xmax-sig}	Maximum usable signal	-20	0	_	dBm	Room temperature only
Ts	Data (Symbol) rate	_	1	_	μs	
Minimum Carrie	er/Interference ratio					For BER ≤ 0.1%. Room temperature only.
CI_cochannel	Co-channel interference	_	+9	_	dB	-60-dBm desired signal
CI_1	Adjacent channel interference, 1-MHz offset	_	+6	_	dB	-60-dBm desired signal
Cl_2	Adjacent channel interference, 2-MHz offset	_	-12	_	dB	–60-dBm desired signal
Cl_3	Adjacent channel interference, 3-MHz offset	_	-24	_	dB	–67-dBm desired signal
ОВВ	Out-of-band blocking	_	≥ –27	_	dBm	30 MHz to 12.75 GHz Measured with ACX BF2520 ceramic filter on ant. pin. –67-dBm desired signal, BER ≤ 0.1%. Room temperature only.
Transmit section	n	1		,		Measured using a LC matching circuit
P _{AVH}	RF output power	_	+1	_	dBm	PA0 (PA_GN = 0, Reg9 = 0x1820). Room temperature only
P _{AVL}		_	-11.2	_	dBm	PA12 (PA_GN = 12, Reg9 = 0x1E20). Room temperature only.
TxP _{fx2}	Second harmonic	_	-4 5	_	dBm	Measured using a LC matching circuit. Room temperature only.
TxP _{fx3}	Third and higher harmonics	_	≤ –45	_	dBm	Measured using a LC matching circuit. Room temperature only.
Modulation cha	racteristics					
Df1 _{avg}		_	263	_	kHz	Modulation pattern: 11110000
Df2 _{avg}		_	255	_	kHz	Modulation pattern: 10101010
In-band spuriou	us emission		•		•	
IBS_2	2-MHz offset	_	_	-20	dBm	
IBS_3	3-MHz offset	_	_	-30	dBm	
IBS_4	≥ 4-MHz offset	_	≤ – 30	_	dBm	



Electrical Specifications – RF Section (continued)

Symbol	Description	Min	Тур	Max	Units	Test Condition and Notes
RF VCO and	PLL section					
F _{step}	Channel (Step) size		1	_	MHz	
L _{100k}	SSB phase noise		-75	-	dBc/Hz	100-kHz offset
L _{1M}			-105	-	dBc/Hz	1-MHz offset
dF _{X0}	Crystal oscillator frequency error	-40	_	+40	ppm	Relative to 12-MHz crystal reference frequency
T _{HOP}	RF PLL settling time	_	100	150	μs	Settle to within 30 kHz of final value. AutoCAL off.
T _{HOP_AC}		-	250	350	μs	Settle to within 30 kHz of final value. AutoCAL on.
LDO voltage r	regulator section		1	1		1
V_{DO}	Dropout voltage	_	0.17	0.3	V	Measured during receive state



Table 24. Initialization Timing Requirements

Timing Parameter	Min	Max	Unit	Notes
T _{RSU}	_	30 / 150	ms	30 ms Reset setup time necessary to ensure complete Reset for VIN = 6.5mV/s, 150 ms Reset setup time necessary to ensure complete Reset for VIN = 2mV/s
T _{RPW}	1	10	μs	Reset pulse width necessary to ensure complete reset
T _{CMIN}	3	_	ms	Minimum recommended crystal oscillator and APLL settling time
T _{VIN}	_	6.5 / 2	mV/s	Maximum ramp time for V_{IN} , measured from 0 to 100% of final voltage. For example, if V_{IN} = 3.3 V, the max ramp time is 6.5 × 3.3 = 21.45 ms. If V_{IN} = 1.9 V, the max ramp time = 6.5 × 1.9 = 12.35 ms. Reset setup time necessary to ensure complete Reset for VIN = 6.5 mV/s Reset setup time necessary to ensure complete Reset for VIN = 6.5 mV/s Reset setup time necessary to ensure complete Reset for VIN=6.5 mV/s

Figure 12. Initialization Flowchart







Table 25. SPI Timing Requirements

Timing Parameter	Min	Max	Unit	Notes
T _{SSS}	20	_	ns	Setup time from assertion of SPI_SS to CLK edge
T _{SSH}	200	_	ns	Hold time required deassertion of SPI_SS
T _{SCKH}	20	_	ns	CLK minimum high time
T _{SCKL}	20	_	ns	CLK minimum low time
T _{SCK}	83	_	ns	Maximum CLK clock is 12 MHz
T _{SSU}	10	_	ns	MOSI setup time
T _{SHD}	10	_	ns	MOSI hold time
T _{SS_SU}	10	_	ns	Before SPI_SS enable, CLK hold low time requirement
T _{SS_HD}	200	_	ns	Minimum SPI inactive time
T _{SDO}	_	35	ns	MISO setup time, ready to read
T _{SDO1}	_	5	ns	If MISO is configured as tristate, MISO assertion time
T _{SDO2}	_	250	ns	If MISO is configured as tristate, MISO deassertion time
T1 Min_R50	350	-	ns	When reading register 50 (FIFO)
T1 Min	83	-	ns	When writing Register 50 (FIFO), or reading/writing any registers other than register 50.

Figure 13. Power-on and Register Programming Sequence



- After RST_n transitions from 0 to 1, BRCLK begins running at 12-MHz clock.
- After register initialization, CYRF89435 is ready to transmit or receive.




Packaging Information

This section illustrates the packaging specifications for the CY7C89435 PSoC device, along with the thermal impedances for each package.

Important Note

Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at http://www.cypress.com/design/MR10161.

Figure 14. 40-pin QFN (6 × 6 × 1.0 mm) LT40B 3.5 × 3.5 mm E-Pad (Sawn) Package Outline, 001-13190



Important Notes

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.
- Pinned vias for thermal conduction are not required for the low power PSoC device.



Thermal Impedances

Table 26. Thermal Impedances per Package

Package	Typical θ _{JA} ^[13]	Typical $\theta_{\sf JC}$
40-pin QFN ^[14]	27°C/W	34°C/W

Capacitance on Crystal Pins

Table 27. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
40-pin QFN	TBD

Solder Reflow Specifications

Table 28 shows the solder reflow temperature limits that must not be exceeded.

Table 28. Solder Reflow Specifications

Package	Maximum Peak Temperature (T _C)	Maximum Time above T _C – 5 °C
40-pin QFN	TBD	TBD

Notes $13. \, T_J = T_A + \text{Power} \times \theta_{JA}.$ $14. \, \text{To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.}$



Development Tool Selection

Software

PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for over half a decade. PSoC Designer is available free of charge at http://www.cypress.com.

PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC Programmer is available free of charge at http://www.cypress.com.

Development Kits

All development kits are sold at the Cypress Online Store.

CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. PSoC Designer supports the advance emulation features also. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29X66A Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler (Registration Required)
- ISSP Cable
- 2 CY8C29466A-24PXI 28-pin PDIP Chip Samples

Evaluation Tools

All evaluation tools are sold at the Cypress Online Store.

CY8CKIT-006 PSoC® 3 LCD Segment Drive Evaluation Kit

Cypress's PSoC programmable system-on-chip architecture gives you the freedom to not only imagine revolutionary new products, but the capability to also get those products to market faster than anyone else. The ability to drive a 5 V display on 0.5 V of input and the ability to drive multiple displays on one PSoC device can translate to the ultimate in design freedom, lower BOM costs and new product differentiators with this easy to use evaluation kit. The kit contains:

- PSoC 3 LCD Segment Drive Evaluation Board
- 9 V Battery
- 12 V Wall Power Supply
- MiniProg3 Programmer / Debugger
- USB Cable (to connect MiniProg3 to the PC)
- Kit Stand
- Quick Start Guide
- Kit CD, which includes: PSoC Creator, PSoC Programmer, Projects and Documentation

Device Programmers

Firmware needs to be downloaded to PRoC CS device only at 3.3 V using Miniprog3 Programmer. This Programmer kit can be purchased from Cypress Store using part# 'CY8CKIT-002 - MiniProg3'. It is a small, compact programmer which connects PC via a USB 2.0 cable (provided along with CY8cKIT-002).

Note: MiniProg1 Programmer should not be used as it does not support programming at 3.3 V.



Accessories (Emulation and Programming)

Table 29. Emulation and Programming Accessories

Part Number	Pin Package	Flex-Pod Kit	Foot Kit	Adapter
TBD	TBD	TBD	TBD	TBD

Third Party Tools

Several tools have been specially designed by the following third-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at http://www.cypress.com under Documentation > Evaluation Boards.

Ordering Information

The following table lists the CY7C89435 PSoC devices' key package features and ordering codes.

Table 30. PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)		CapSense Blocks	Digital I/O Pins	Analog Inputs	XRES Pin	ADC
40-pin (6 × 6 × 1.0 mm) QFN	CYRF89435-40LTXC	32 K	2 K	1	13	13	Yes	Yes

Ordering Code Definitions



Acronyms

Table 31. Acronyms Used in this Document

Acronym	Description				
AC	alternating current				
ADC	analog-to-digital converter				
API	application programming interface				
CMOS	complementary metal oxide semiconductor				
CPU	central processing unit				
DAC	digital-to-analog converter				
DC	direct current				
EOP	end of packet				
FSR	full scale range				
GPIO	general purpose input/output				
GUI	graphical user interface				
I ² C	inter-integrated circuit				
ICE	in-circuit emulator				
IDAC	digital analog converter current				
ILO	internal low speed oscillator				
IMO	internal main oscillator				
I/O	input/output				
ISSP	in-system serial programming				
LCD	liquid crystal display				
LDO	low dropout (regulator)				
LSB	least-significant bit				
LVD	low voltage detect				
MCU	micro-controller unit				
MIPS	mega instructions per second				
MISO	master in slave out				
MOSI	master out slave in				
MSB	most-significant bit				
OCD	on-chip debugger				
POR	power on reset				
PPOR	precision power on reset				
PSRR	power supply rejection ratio				
PWRSYS	power system				
PSoC [®]	Programmable System-on-Chip				
SLIMO	slow internal main oscillator				
SRAM	static random access memory				
SNR	signal to noise ratio				
QFN	quad flat no-lead				
SCL	serial I2C clock				
SDA	serial I2C data				
SDATA	serial ISSP data				
SPI	serial peripheral interface				
SS	slave select				
SSOP	shrink small outline package				
TC	test controller				
USB					
USB D+	universal serial bus				
USB D-	USB Data+				
WLCSP	USB Data-				
XTAL	wafer level chip scale package crystal				
A IAL	u yətai				

Reference Documents

- Technical reference manual for CY8C20xx6 devices
- In-system Serial Programming (ISSP) protocol for 20xx6 (AN2026C)
- Host Sourced Serial Programming for 20xx6 devices (AN59389)

Document Conventions

Units of Measure

Table 32. Units of Measure

Symbol	Unit of Measure				
°C	degree Celsius				
dB	decibels				
fF	femtofarad				
g	gram				
Hz	hertz				
KB	1024 bytes				
Kbit	1024 bits				
KHz	kilohertz				
Ksps	kilo samples per second				
kΩ	kilohm				
MHz	megahertz				
MΩ	megaohm				
μΑ	microampere				
μF	microfarad				
μΗ	microhenry				
μS	microsecond				
μW	microwatt				
mA	milliampere				
ms	millisecond				
mV	millivolt				
nA	nanoampere				
nF	nanofarad				
ns	nanosecond				
nV	nanovolt				
W	ohm				
pA	picoampere				
pF	picofarad				
рр	peak-to-peak				
ppm	parts per million				
ps	picosecond				
sps	samples per second				
S	sigma: one standard deviation				
V	volt				
W	watt				



Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

Glossary

Crosspoint connection Connection between any GPIO combination via analog multiplexer bus.

Differential non-linearity Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly

one LSB apart. Differential non-linearity is a measure of the worst case deviation from the

ideal 1 LSB step.

Hold time Hold time is the time following a clock event during which the data input to a latch or flip-flop

must remain stable in order to guarantee that the latched data is correct.

I²C It is a serial multi-master bus used to connect low speed peripherals to MCU.

Integral nonlinearity It is a term describing the maximum deviation between the ideal output of a DAC/ADC and

the actual output level.

Latch-up current Current at which the latch-up test is conducted according to JESD78 standard (at 125

degree Celsius)

Power supply rejection ratio (PSRR) The PSRR is defined as the ratio of the change in supply voltage to the corresponding

change in output voltage of the device.

Scan The conversion of all sensor capacitances to digital values.

Setup time Period required to prepare a device, machine, process, or system for it to be ready to

function.

Signal-to-noise ratio The ratio between a capacitive finger signal and system noise.

SPI Serial peripheral interface is a synchronous serial data link standard.



Document History Page

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	3545779	ANTG	03/13/2012	New silicon document
*A	3591949	ANTG	05/14/2012	Modified title. Updated status "Company Confidential" of the datasheet. Changed "PRoC NL - CapSense" to "PRoC-CS" everywhere in the datasheet Updated the Electrical Specifications. Updated the RF specifications.
*B	3714928	AKHL	08/16/2012	Major text update. Updated the pinout (Figure 3).
*C	3747532	AKHL	09/25/2012	Removed "Company Confidential" tag in the header. Replaced package diagram spec with 001-13190.
*D	3784571	AKHL	10/18/2012	Updated PSoC® Functional Overview (Added Transmit Power Control). Updated Electrical Specifications – RF Section (Replaced CYRF8935 with CYRF89435 in Figure 12 and also in the last bullet point below Figure 13). Updated Development Tool Selection (Updated Evaluation Tools (Removed "CY8CKIT-002 - MiniProg 3"), updated Device Programmers (Removed "CY3207ISSP In-System Serial Programmer (ISSP)", added the content from the removed section "CY8CKIT-002 - MiniProg 3" with slight modification). Updated in new template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image

PSoC cypress.com/go/psoc

Touch Sensing cypress.com/go/touch

USB Controllers cypress.com/go/USB

Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-76581 Rev. *D

Revised October 18, 2012

Page 40 of 40