

CYRS1542AV18 CYRS1544AV18

72-Mbit QDR[®] II+ SRAM Two-Word Burst Architecture with RadStop[™] Technology

Radiation Performance

Radiation Data

- Total Dose = 300 Krad
- Soft error rate (both Heavy Ion and proton) Heavy ions ≤ 1 × 10⁻¹⁰ upsets/bit-day with single error correction - double error detection error detection and correction (SEC-DED EDAC)
- Neutrons = 2.0 × 10¹⁴ N/cm²
- Dose rate = 2.0 × 10⁹ rad(Si)/sec
- Dose rate survivability (rad(Si)/sec) = 1.5 × 10^11 rad(Si)/sec
- Latch up immunity = 120 MeV.cm²/mg (125 °C)

Prototyping Options

Non qualified CYPT1542AV18 and CTPY1544AV18 devices with same functional and timing characteristics in a 165-ball Ceramic Column Grid Array (CCGA) package

Features

- Separate independent read and write data ports
 Supports concurrent transactions
- 250-MHz clock for high bandwidth
- 2-word burst on all accesses
- Double data rate (DDR) interfaces on both read and write ports at 250 MHz (data transferred at 500 MHz)
- Two input clocks (K and K) for precise DDR timing □ SRAM uses rising edges only
- Echo clocks (CQ and CQ) simplify data capture in high speed systems
- Single multiplexed address input bus latches address inputs for both read and write ports
- Separate port selects for depth expansion
- Synchronous internally self-timed writes
- QDR[®] II operates with 2.0 cycle read latency when delay lock loop (DLL) is enabled
- Available in × 18 and × 36 configurations
- Full data coherency, providing most current data

- Core V_{DD} = 1.8 V (±0.1 V); I/O V_{DDQ} = 1.4 V to V_{DD}
- Available in 165-ball CCGA (21 × 25 × 2.83 mm)
- HSTL inputs and variable drive HSTL output buffers
- JTAG 1149.1 compatible test access port
- DLL for accurate data placement

Configurations

CYRS1542AV18 - 4 M × 18

CYRS1544AV18 - 2 M × 36

Functional Description

The CYRS1542AV18 and CYRS1544AV18 are synchronous pipelined SRAMs, equipped with 1.8-V QDR II+ architecture with RadStop[™] technology. Cypress's state-of-the-art RadStop Technology is radiation hardened through proprietary design and process hardening techniques.

The QDR II+ architecture has separate data inputs and data outputs to completely eliminate the need to turnaround the data bus that exists with common I/O devices. Access to each port is through a common address bus. Addresses for read and write addresses are latched on alternate rising edges of the input (K) clock. Accesses to the QDR II+ read and write ports are completely independent of one another. To maximize data throughput, both read and write ports are equipped with DDR interfaces. Each address location is associated with two 18-bit words (CYRS1542AV18), or 36-bit words (CYRS1544AV18) that burst sequentially into or out of the device. Because data can be transferred into and out of the device on every rising edge of both input clocks (K and K), memory bandwidth is maximized while simplifying system design by eliminating bus turnarounds.

Depth expansion is accomplished with port selects, which enables each port to operate independently.

All synchronous inputs pass through input registers controlled by the K or \overline{K} input clocks. All data outputs pass through output registers controlled by the K or \overline{K} input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.

Selection Guide

Description	250 MHz	Unit	
Maximum operating frequency		250	MHz
Maximum operating current	× 18	1650	mA
(concurrent R/W)	× 36	1650	

٠



Logic Block Diagram – CYRS1542AV18



Logic Block Diagram – CYRS1544AV18





Contents

Radiation Hardened Design	4
Neutron Soft Error Immunity	
Pin Configuration	5
Pin Definitions	6
Functional Overview	8
Read Operations	8
Write Operations	8
Byte Write Operations	8
Concurrent Transactions	
Depth Expansion	8
Programmable Impedance	8
Echo Clocks	
Valid Data Indicator (QVLD)	9
DLL	9
Qualification and Screening	9
Application Example	10
Truth Table	11
Write Cycle Descriptions	11
Write Cycle Descriptions Write Cycle Descriptions	
	12
Write Cycle Descriptions	12 13
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG)	 12 13 13
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature	 12 13 13 13
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers	12 13 13 13 13
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set	12 13 13 13 13 13 13
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set TAP Controller State Diagram	12 13 13 13 13 13 13 13
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set	12 13 13 13 13 13 13 13
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set TAP Controller State Diagram TAP Electrical Characteristics	12 13 13 13 13 13 13 15 16
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set TAP Controller State Diagram TAP Controller Block Diagram	12 13 13 13 13 13 15 16 16 17

Identification Register Definitions	19
Scan Register Sizes	
Instruction Codes	
Boundary Scan Order	20
Power Up Sequence in QDR II+ SRAM	21
Power Up Sequence	21
DLL Constraints	21
Maximum Ratings	22
Operating Range	22
Electrical Characteristics	22
DC Electrical Characteristics	22
AC Electrical Characteristics	23
Radiation Performance	23
Capacitance	23
Thermal Resistance	
AC Test Loads and Waveforms	24
Switching Characteristics	25
Switching Waveforms	26
Ordering Information	27
Ordering Code Definitions	27
Package Diagram	28
Acronyms	29
Document Conventions	29
Units of Measure	29
Glossary	30
Document History Page	31
Sales, Solutions, and Legal Information	33
Worldwide Sales and Design Support	33
Products	
PSoC Solutions	33



Manufacturing Flow

Step	Screen	Method	Requirement
1	Wafer lot acceptance test	TM 5007	-
2	Internal visual	2010, Condition A	100%
3	Serialization		100%
4	Temperature cycling	1010, Condition C, 50 cycles minimum	100%
5	Constant acceleration	2001, YI orientation only	100%
6		Condition TBD (package in design)	
7	Particle impact noise detection (PIND)	2020 Condition A	100%
8	Radiographic (X-ray)	2012, one view (Y-1 orientation) only	
9	Pre burn in electrical parameters	In accordance with applicable Cypress specification	100%
10	Dynamic burn in	1015, Condition D	100%
		240 hours at 125 °C or 120 hours at 150 °C minimum	
11	Interim (post dynamic burn in) electricals	In accordance with applicable Cypress device specifications	100%
12	Static burn in	1015, Condition C, 72 hours at 150 °C or 144 hours at 125 °C minimum	100%
13	Interim (post static burn in) electricals	In accordance with applicable Cypress device specifications	100%
14	Percent defective allowable (PDA) calculation	5% overall, 3% functional parameters at 25 °C	All lots
15	Final electrical test	In accordance with applicable Cypress device specifications	100%
	a. Static tests		
	(1) 25 °C	5005, Table I, Subgroup 1	
	(2) –55 °C and +125 °C	5005, Table I, Subgroup 2, 3	
	b. Functional tests		
	(1) 25 °C	5005, Table I, Subgroup 7	
	(2) −55 °C and +125 °C	5005, Table I, Subgroup 8a, 8b	
	c. Switching test at 25 °C	5005, Table I, Subgroup 9	
16	Seal (fine and gross leak test)	1014	100%
17	External visual	2009	100%
18	Wafer lot specific life test (Group C)	Mil-PRF 38535, Appendix B, section B.4.2.c	All wafer lots

Radiation Hardened Design

The single event latch up (SEL) immunity is improved by a radiation hardened design technique developed by Cypress called RadStop. This design mitigation technique allows the SEL performance to achieve radiation hard performance levels.

Neutron Soft Error Immunity

Parameter	Description	Test Conditions	Тур	Max*	Unit		
LSBU	Logical single-bit upsets	25 °C	320	368	FIT/ Mb		
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/ Mb		
SEL	Single event latch up	85 °C	0	0.1	FIT/ Dev		
* No LMBU or SEL events occurred during testing; this column represents a statistical χ^2 , 95% confidence limit calculation. For more details refer to application note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"							



Pin Configuration

Pin configurations for CYRS1542AV18 and CYRS1544AV18.^[1]

CYRS1542AV18 (4 M × 18)											
	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/144M	А	WPS	BWS ₁	K	NC/288M	RPS	А	А	CQ
В	NC	Q9	D9	А	NC	К	BWS ₀	А	NC	NC	Q8
С	NC	NC	D10	V _{SS}	А	А	A	V _{SS}	NC	Q7	D8
D	NC	D11	Q10	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	NC	D7
E	NC	NC	Q11	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	D6	Q6
F	NC	Q12	D12	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	Q5
G	NC	D13	Q13	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	D5
н	DOFF	V _{REF}	V _{DDQ}	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	V _{DDQ}	V _{REF}	ZQ
J	NC	NC	D14	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	Q4	D4
К	NC	NC	Q14	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	D3	Q3
L	NC	Q15	D15	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	NC	Q2
м	NC	NC	D16	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V_{SS}	NC	Q1	D2
Ν	NC	D17	Q16	V _{SS}	А	А	A	V_{SS}	NC	NC	D1
Р	NC	NC	Q17	А	А	QVLD	A	А	NC	D0	Q0
R	TDO	ТСК	А	А	А	NC	А	А	А	TMS	TDI

Figure 1. 165-ball CCGA pinout CYRS1542AV18 (4 M x 18)

CYRS1544AV18 (2 M × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/288M	А	WPS	BWS ₂	ĸ	BWS ₁	RPS	A	NC/144M	CQ
В	Q27	Q18	D18	A	BWS ₃	К	BWS ₀	А	D17	Q17	Q8
С	D27	Q28	D19	V _{SS}	A	А	А	V _{SS}	D16	Q7	D8
D	D28	D20	Q19	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	Q16	D15	D7
E	Q29	D29	Q20	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	Q15	D6	Q6
F	Q30	Q21	D21	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	D14	Q14	Q5
G	D30	D22	Q22	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	Q13	D13	D5
н	DOFF	V _{REF}	V_{DDQ}	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V_{DDQ}	V _{DDQ}	V _{REF}	ZQ
J	D31	Q31	D23	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	D12	Q4	D4
К	Q32	D32	Q23	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	Q12	D3	Q3
L	Q33	Q24	D24	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	D11	Q11	Q2
м	D33	Q34	D25	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	D10	Q1	D2
N	D34	D26	Q25	V _{SS}	A	A	A	V _{SS}	Q10	D9	D1
Р	Q35	D35	Q26	A	A	QVLD	A	A	Q9	D0	Q0
R	TDO	TCK	А	А	Α	NC	А	Α	А	TMS	TDI

Note
1. NC/144M and NC/288M are not connected to the die and can be tied to any voltage level.



Pin Definitions

Pin Name	I/O	Pin Description				
D _[x:0]	Input- Synchronous	Data input signals . Sampled on the rising edge of K and \overline{K} clocks during valid write operations. CYRS1542AV18 – D _[17:0] CYRS1544AV18 – D _[35:0]				
WPS	Input- Synchronous	Write port select – Active LOW. Sampled on the rising edge of the K clock. When asserted active, a write operation is initiated. Deasserting deselects the write port. Deselecting the write port ignores $D_{[x:0]}$.				
BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃	Input- Synchronous	Byte write select (BWS) 0, 1, 2, and 3 – Active LOW. Sampled on the rising edge of the K and \overline{K} clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. CYRS1542AV18 – BWS ₀ controls D _[8:0] and BWS ₁ controls D _[17:9] . CYRS1544AV18 – BWS ₀ controls D _[8:0] , BWS ₁ controls D _[17:9] , BWS ₂ controls D _[26:18] and BWS ₃ controls D _[35:27] . All the BWS are sampled on the same edge as the data. Deselecting a BWS ignores the corresponding byte of data and it is not written into the device.				
A	Input- Synchronous	Address inputs. Sampled on the rising edge of the K (read address) and \overline{K} (write address) clocks during active read and write operations. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 4 M × 18 (2 arrays each of 2 M × 18) for CYRS1542AV18, and 2 M × 36 (2 arrays each of 1 M × 36) for CYRS1544AV18. Therefore, only 21 address inputs are needed to access the entire memory array of CYRS1542AV18, and 20 address inputs for CYRS1544AV18. These inputs are ignored when the appropriate port is deselected.				
Q _[x:0]	Output- Synchronous	Data output signals . These pins drive out th <u>e</u> requested data during a read operation. Valid data is driven out on the rising edge of the K and K clock. When the read port is deselected, $Q_{[x:0]}$ are automatically tristated. CYRS1542AV18 - $Q_{[17:0]}$ CYRS1544AV18 - $Q_{[35:0]}$				
RPS	Input- Synchronous	Read port select – Active LOW . Sampled on the rising edge of positive input clock (K). When active, a read operation is initiated. Deasserting deselects the read port. When deselected, the pending access is allowed to complete and the output drivers are automatically tristated following the next rising edge of the K clock. Each read access consists of a burst of four sequential transfers.				
QVLD	Valid Output Indicator	Valid output indicator. The Q Valid indicates valid output data. QVLD is edge aligned with CQ and \overline{CQ} .				
к	Input Clock	Positive input clock input . The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode. All accesses are initiated on the rising edge of K.				
K	Input Clock	Negative input clock input . \overline{K} is used to capture synchronous inputs being presented to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode.				
CQ	Echo Clock	CQ referenced with respect to C . This is a free running clock and is synchronized to the input clock K. The timing for the echo clocks is shown in Switching Characteristics on page 25.				
CQ	Echo Clock	\overline{CQ} referenced with respect to \overline{C} . This is a free running clock and is synchronized to the input clock K. The timing for the echo clocks is shown in the Switching Characteristics on page 25.				
ZQ	Input	Output impedance matching input . This input is used to tune the device outputs to the system dat bus impedance. CQ, CQ, and $Q_{[x:0]}$ output impedance are set to 0.2 × RQ, where RQ is a resister connected between ZQ and ground. Alternatively, connect this pin directly to V_{DDQ} , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.				
DOFF	Input	DLL turn off – Active LOW . Connecting this pin to ground turns off the DLL inside the device. The timing in the operation with the DLL turned off differs from those listed in this data sheet. For normal operation, connect this pin to a pull up through a 10 k Ω or less pull up resistor. The device behaves in QDR I mode when the DLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with QDR I timing.				
TDO	Output	Test data out (TDO) Pin for JTAG.				



Pin Definitions (continued)

Pin Name	I/O	Pin Description
ТСК	Input	Test clock (TCK) Pin for JTAG.
TDI	Input	Test data in (TDI) Pin for JTAG.
TMS	Input	Test mode select (TMS) Pin for JTAG.
NC	N/A	Not connected to the die. Can be tied to any voltage level.
NC/144M	Input	Not connected to the die. Can be tied to any voltage level.
NC/288M	Input	Not connected to the die. Can be tied to any voltage level.
V _{REF}	Input- Reference	Reference voltage input . Static input used to set the reference level for HSTL inputs, outputs, and AC measurement points.
V _{DD}	Power Supply	Power supply inputs to the core of the device.
V _{SS}	Ground	Ground for the device.
V _{DDQ}	Power Supply	Power supply inputs for the outputs of the device.



Functional Overview

The CYRS1542AV18, and CYRS1544AV18 are synchronous pipelined burst SRAMs with a read port and a write port. The read port is dedicated to read operations and the write port is dedicated to write operations. Data flows into the SRAM through the write port and flows out through the read port. These devices multiplex the address inputs to minimize the number of address pins required. By having separate read and write ports, the QDR II+ completely eliminates the need to turnaround the data bus and avoids any possible data contention, thereby simplifying system design. Each access consists of two 18-bit data transfers in the case of CYRS1542AV18, and two 36-bit data transfers in the case of CYRS1544AV18 in one clock cycle.

<u>This device operates with a read latency of two cycles when</u> DOFF pin is tied HIGH. When DOFF pin is set LOW or connected to V_{SS} then the device behaves in QDR I mode with a read latency of one clock cycle.

Accesses for both ports are initiated on the rising edge of the positive input clock (K). All synchronous input timing is referenced from the rising edge of the input clocks (K and \underline{K}) and all output timing is referenced to the output clocks (K and K).

All synchronous data inputs (D_[x:0]) pass through input registers controlled by the input clocks (K and K). All synchronous data outputs (Q_[x:0]) pass through output registers controlled by the rising edge of the output clocks (K and K).

All synchronous control ($\overline{\text{RPS}}$, $\overline{\text{WPS}}$, $\overline{\text{BWS}}_{[x:0]}$) inputs pass through input <u>registers</u> controlled by the rising edge of the input clocks (K and K).

CYRS1542AV18 is described below. The same basic descriptions also apply to CYRS1544AV18.

Read Operations

The CYRS1542AV18 is organized internally as two arrays of 2 M × 18. Accesses are completed in a burst of two sequential 18-bit data words. Read operations are initiated by asserting RPS active at the rising edge of the positive input clock (K). The address is latched on the rising edge of the K clock. The address presented to the address inputs is stored in the read address register. Following the next two K clock rise, the corresponding lowest order 18-bit word of data is driven onto the Q_[17:0] using K as the output timing reference. On the subsequent rising edge of K, the next 18-bit data word is drive onto the Q_[17:0]. The requested data is valid 0.45 ns from the rising edge of the output clock (K and K).

When the read port is deselected, the CYRS1542AV18 first completes the pending read transactions. Synchronous internal circuitry automatically tri-states the outputs following the next rising edge of the positive input clock (K). This allows for a seamless transition between devices without the insertion of wait states in a depth expanded memory.

Write Operations

Write operations are initiated by asserting $\overline{\text{WPS}}$ active at the rising edge of the positive input clock (K). On the same K clock rise the data presented to $D_{[17:0]}$ is latched and stored into the lower 18-bit write data register, provided $\overline{\text{BWS}}_{[1:0]}$ are both asserted active. On the subsequent rising edge of the negative input clock ($\overline{\text{K}}$), the address is latched and the information presented to $D_{[17:0]}$ is also stored into the write data register, provided $\overline{\text{BWS}}_{[1:0]}$ are both asserted active. The 36 bits of data are then written into the memory array at the specified location.

When deselected, the write port ignores all inputs after the pending write operations are complete.

Byte Write Operations

Byte write operations are supported by the CYRS1542AV18. A write operation is initiated as described in the Write Operations section. The bytes that are written are determined by BWS_0 and BWS_1 , which are sampled with each set of 18-bit data words. Asserting the appropriate BWS input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the byte write select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature can be used to simplify read, modify, or write operations to a byte write operation.

Concurrent Transactions

The read and write ports on the CYRS1542AV18 operate independently of one another. As each port latches the address inputs on different clock edges, you can read or write to any location, regardless of the transaction on the other port. You can start reads and writes in the same clock cycle. If the ports access the same location at the same time, the SRAM delivers the most recent information associated with the specified address location. This includes forwarding data from a write cycle that was initiated on the previous K clock rise.

Depth Expansion

The CYRS1542AV18 has a port select input for each port. This allows for easy depth expansion. Both port selects are sampled on the rising edge of the positive input clock only (K). Each port select input can deselect the specified port. Deselecting one port does not affect the other port. All pending transactions (read and write) are completed before the device is deselected.

Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V_{SS} to enable the SRAM to adjust its output driver impedance. The value of RQ must be 5 × the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of ±15% is between 175 Ω and 350 Ω , with V_{DDQ} = 1.5 V. The output impedance is adjusted every 1024 cycles upon power-up to account for drifts in supply voltage and temperature.



Echo Clocks

Echo clocks are provided on the QDR II+ to simplify data capture on high speed systems. Two echo clocks are generated by the QDRII+. CQ is referenced with respect to K and CQb is referenced with respect to K. These are free-running clocks and are synchronized to the input clock of the QDR II+. The timing for the echo clocks is shown in Switching Characteristics on page 25.

Valid Data Indicator (QVLD)

QVLD is provided on the QDR II+ to simplify data capture on high speed systems. The QVLD is generated by the QDR II+ device along with data output. This signal is also edge-aligned with the echo clock and follows the timing of any data pin. This signal is asserted half a cycle before valid data arrives.

DLL

These chips use a DLL that is designed to function between 120 MHz and the specified maximum clock frequency. During power-up, when the DOFF is tied HIGH, the DLL is locked after 10240 cycles of stable clock. The DLL can also be reset by slowing or stopping the input clocks K and K for a minimum of 30 ns. The DLL may be disabled by applying ground to the DOFF pin. When the DLL is turned off, the device behaves in QDR I mode (with one cycle latency and a longer access time). For information refer to the application note AN5062, DLL Considerations in QDRII/DDRII.

Qualification and Screening

The 90-nm RadStop technology was qualified by Cypress after meeting the criteria of the General Manufacturing Standards. The test flow includes screening units with the defined flow (Class V) and the appropriate periodic or lot conformance testing (Groups B, C, D, and E). Both the 90-nm process and the SRAM products are subject to period or lot-based technology conformance inspection (TCI) and quality conformance inspection (QCI) tests, respectively. Cypress offers both prototyping models and flight units of these product configurations.

Table 1. Qualification Tests

Group A	General electrical tests
Group B	Mechanical - Dimensions, bond strength, solvents, die shear, solderability, lead Integrity, seal, and acceleration
Group C	Life tests - 1000 hours at 125 °C or equivalent
Group D	Package related mechanical tests - shock, vibration, accel, salt, seal, lead finish adhesion, lid torque, thermal shock, and moisture resistance
Group E	Radiation tests



Application Example

Figure 2 shows two QDR II+ used in an application.







Truth Table

CYRS1542AV18 and CYRS1544AV18 [2, 3, 4, 5, 6, 7]

Operation	К	RPS	WPS	DQ	DQ
Write cycle: Load address on the rising edge of \overline{K} ; input write data on K and K rising edges.	L–H	Х	L	D(A) at K(t)↑	D(A + 1) at
Read cycle:(2.0 cycle Latency) Load address on the rising ed <u>g</u> e of K; wait two cycles; read data on K and K rising edges.	L–H	L	Х	Q(A) at K(t + 2)↑	Q(A + 1) at $\overline{K}(t + 2)^{\uparrow}$
NOP: No operation	L–H	Н	Н	D = X Q = High Z	D = X Q = High Z
Standby: Clock stopped	Stopped	Х	Х	Previous state	Previous state

Write Cycle Descriptions

CYRS1542AV18^[2, 8]

BWS ₀	BWS ₁	К	ĸ	Comments
L	L	L–H	-	During the data portion of a write sequence: Both bytes $(D_{[17:0]})$ are written into the device.
L	L	-	L–H	During the data portion of a write sequence: Both bytes $(D_{[17:0]})$ are written into the device.
L	Н	L–H		During the data portion of a write sequence: Only the lower byte ($D_{[8:0]}$) is written into the device, $D_{[17:9]}$ remains unaltered.
L	Н	-		During the data portion of a write sequence: Only the lower byte ($D_{[8:0]}$) is written into the device, $D_{[17:9]}$ remains unaltered.
Н	L	L–H		During the data portion of a write sequence: Only the upper byte $(D_{[17:9]})$ is written into the device, $D_{[8:0]}$ remains unaltered.
н	L	-		During the data portion of a write sequence: Only the upper byte $(D_{[17:9]})$ is written into the device, $D_{[8:0]}$ remains unaltered.
Н	Н	L–H	Ι	No data is written into the devices during this portion of a write operation.
Н	Н	_	L–H	No data is written into the devices during this portion of a write operation.

Notes

X = "Don't Care," H = Logic HIGH, L = Logic LOW, ¹/represents rising edge.
 Device powers up deselected with the outputs in a tristate condition.

Device powers up deselected with the outputs in a tristate condition.
 "A" represents address location latched by the devices when transaction was initiated. A + 0, A + 1 represents the internal address sequence in the burst.
 "t" represents the cycle at which a Read/Write operation is started. t + 1, and t + 2 are the first, and second clock cycles respectively succeeding the "t" clock cycle.
 Data inputs are registered at K and K rising edges. Data outputs are delivered on K and K rising edges.
 It is recommended that K = K = HIGH when clock is stopped. This is not essential, but permits most <u>rapid restart by overcoming transmission line charging symmetrically.</u>
 Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. BWS₀, BWS₁, BWS₂ and BWS₂ can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.



Write Cycle Descriptions

CYRS1544AV18^[9, 10]

BWS ₀	BWS ₁	BWS ₂	BWS ₃	K	ĸ	Comments
L	L	L	L	L–H	_	During the data portion of a write sequence, all four bytes $(D_{[35:0]})$ are written into the device.
L	L	L	L	Ι	L–H	During the data portion of a write sequence, all four bytes $(D_{[35:0]})$ are written into the device.
L	Н	H	H	L–H	Ι	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.
L	Н	H	H	Ι	L–H	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.
Н	L	H	н	L–H	Ι	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
Н	L	Н	Н	-	L–H	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
Н	Н	L	Н	L–H	Ι	During the data portion of a write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
Н	Н	L	Н	Ι	L–H	During the data portion of a write sequence, only the byte ($D_{[26:18]}$) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
Н	Н	Н	L	L–H	Ι	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.
Н	Н	Н	L	-	L–H	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.
Н	Н	Н	Н	L–H	_	No data is written into the device during this portion of a write operation.
Н	Н	Н	Н	-	L–H	No data is written into the device during this portion of a write operation.

Notes
9. X = "Don't Care," H = Logic HIGH, L = Logic LOW, ¹ represents rising edge.
10. Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. BWS₀, BWS₁, BWS₂ and BWS₂ can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved



IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan Test Access Port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8 V I/O logic levels.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to V_{DD} through a pull up resistor. TDO must be left unconnected. Upon power up, the device comes up in a reset state, which does not interfere with the operation of the device.

Test Access Port

Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

Test Data In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram on page 15. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

Test Data Out (TDO)

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see Instruction Codes on page 19). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This reset does not affect the operation of the SRAM and can be performed while the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

TAP Registers

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in TAP Controller Block Diagram on page 16. At power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

The Boundary Scan Order on page 20 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 19.

TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 19. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.



IDCODE

The IDCODE instruction loads a vendor specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is supplied a Test-Logic-Reset state.

SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a high Z state until the next command is supplied during the Update IR state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is an 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

You must be aware that the TAP controller clock only operates at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the K and K captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state.

EXTEST OUTPUT BUS TRISTATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #108. When this scan cell, called the "extest output bus tristate," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a high Z condition.

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset LOW to enable the output when the device is powered up, and also when the TAP controller is in the Test Logic Reset state.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



TAP Controller State Diagram

The state diagram for the TAP controller follows.^[11]





TAP Controller Block Diagram



TAP Electrical Characteristics

Over the Operating Range

Parameter [12, 13, 14]	Description	Test Conditions	Min	Max	Unit
V _{OH1}	Output high voltage	I _{OH} = -2.0 mA	1.4	-	V
V _{OH2}	Output high voltage	I _{OH} = -100 μA	1.6	_	V
V _{OL1}	Output low voltage	I _{OL} = 2.0 mA	-	0.4	V
V _{OL2}	Output low voltage	I _{OL} = 100 μA	-	0.2	V
V _{IH}	Input high voltage		$0.65 \times V_{DD}$	V _{DD} + 0.3	V
V _{IL}	Input low voltage		-0.3	$0.35 \times V_{DD}$	V
Ι _X	Input and output load current	$GND \le V_I \le V_{DD}$	-5	5	μΑ

Notes

- 12. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in Electrical Characteristics on page 22.
- 13. Overshoot: $V_{IL(AC)} < V_{DDQ} + 0.85$ V (Pulse width less than $t_{CYC}/2$), Undershoot: $V_{IL(AC)} > -1.5$ V (Pulse width less than $t_{CYC}/2$). 14. All Voltage referenced to ground.



TAP AC Switching Characteristics

Over the Operating Range

Parameter [15, 16]	Description	Min	Max	Unit
t _{TCYC}	TCK clock cycle time	50	-	ns
t _{TF}	TCK clock frequency	-	20	MHz
t _{TH}	TCK clock HIGH	20	-	ns
t _{TL}	TCK clock LOW	20	-	ns
Setup Times				-
t _{TMSS}	TMS setup to TCK clock rise	5	-	ns
t _{TDIS}	TDI setup to TCK clock rise	5	-	ns
t _{CS}	Capture setup to TCK rise	5	-	ns
Hold Times				-
t _{TMSH}	TMS hold after TCK clock rise	5	-	ns
t _{TDIH}	TDI hold after clock rise	5	-	ns
t _{CH}	Capture hold after clock rise	5	-	ns
Output Times				-
t _{TDOV}	TCK clock LOW to TDO valid	-	10	ns
t _{TDOX}	TCK clock LOW to TDO invalid	0	-	ns

15. t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register. 16. Test conditions are specified using the load in TAP AC Test Conditions. $t_R/t_F = 1$ ns.



TAP Timing and Test Conditions

Figure 3 shows the TAP timing and test conditions. ^[17]







Identification Register Definitions

Instruction Field	Va	Description	
Instruction Field	CYRS1542AV18	CYRS1544AV18	Description
Revision number (31:29)	000	000	Version number.
Cypress device ID (28:12)	11010010100010100	11010010100100100	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID register presence (0)	1	1	Indicates the presence of an ID register.

Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	109

Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.



Boundary Scan Order

Bit #	Bump ID						
0	6R	28	10G	56	6A	84	1J
1	6P	29	9G	57	5B	85	2J
2	6N	30	11F	58	5A	86	ЗK
3	7P	31	11G	59	4A	87	3J
4	7N	32	9F	60	5C	88	2K
5	7R	33	10F	61	4B	89	1K
6	8R	34	11E	62	3A	90	2L
7	8P	35	10E	63	2A	91	3L
8	9R	36	10D	64	1A	92	1M
9	11P	37	9E	65	2B	93	1L
10	10P	38	10C	66	3B	94	3N
11	10N	39	11D	67	1C	95	3M
12	9P	40	9C	68	1B	96	1N
13	10M	41	9D	69	3D	97	2M
14	11N	42	11B	70	3C	98	3P
15	9M	43	11C	71	1D	99	2N
16	9N	44	9B	72	2C	100	2P
17	11L	45	10B	73	3E	101	1P
18	11M	46	11A	74	2D	102	3R
19	9L	47	10A	75	2E	103	4R
20	10L	48	9A	76	1E	104	4P
21	11K	49	8B	77	2F	105	5P
22	10K	50	7C	78	3F	106	5N
23	9J	51	6C	79	1G	107	5R
24	9K	52	8A	80	1F	108	Internal
25	10J	53	7A	81	3G	L	1
26	11J	54	7B	82	2G		
27	11H	55	6B	83	1H		



Power Up Sequence in QDR II+ SRAM

QDR II+ SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

Power Up Sequence

- Apply power and drive DOFF either HIGH or LOW (All other inputs can be HIGH or LOW).
 - □ Apply V_{DD} before V_{DDQ}.
 - □ Apply V_{DDQ} before V_{REF} or at the same time as V_{REF} . □ Drive DOFF HIGH.
- Provide stable DOFF (HIGH), power and clock (K, K) for 10240 cycles to lock the DLL.

DLL Constraints

- DLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as t_{KC Var}.
- The DLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the DLL is enabled, then the DLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 10240 cycles stable clock to relock to the desired clock frequency.



Figure 4. Power Up Waveforms



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Case temperature under power55 °C to +125 °C
Junction temperature under power55 °C to +150°C
Supply voltage on V_{DD} relative to GND–0.5 V to +2.9 V
Supply voltage on V_{DDQ} relative to GND –0.5 V to +V_{\text{DD}}
DC applied to outputs in high Z0.5 V to V _{DDQ} + 0.5 V

DC input voltage [18]	0.5 V to V_{DD} + 0.5 V
Current into outputs (LOW)	
Static discharge voltage (MIL-STD-883, M. 3015)	> 2001 V
Latch up current	> 200 mA

Operating Range

Range	Case Temperature (T _c)	V_{DD} ^[19]	V_{DDQ} ^[19]
Military	–55 °C to +125 °C	1.8 ± 0.1 V	1.4 V to V_{DD}

Electrical Characteristics

Over the Operating Range

DC Electrical Characteristics

Over the Operating Range

Parameter ^[20]	Description	Test Condi	tions		Min	Тур	Max	Unit
V _{DD}	Power supply voltage				1.7	1.8	1.9	V
V _{DDQ}	I/O supply voltage				1.4	1.5	V _{DD}	V
V _{OH}	Output high voltage	Note 21			V _{DDQ} /2-0.12	_	$V_{DDQ}/2 + 0.12$	V
V _{OL}	Output low voltage	Note 22			V _{DDQ} /2-0.12	_	$V_{DDQ}/2 + 0.12$	V
V _{OH(LOW)}	Output high voltage	$I_{OH} = -0.1 \text{ mA}, \text{ nominal}$	impedance	;	V _{DDQ} - 0.2	_	V _{DDQ}	V
V _{OL(LOW)}	Output low voltage	I _{OL} = 0.1 mA, nominal in	npedance		V _{SS}	_	0.2	V
V _{IH}	Input high voltage				V _{REF} + 0.1	_	V _{DDQ} + 0.3	V
V _{IL}	Input low voltage				-0.3	_	V _{REF} – 0.1	V
Ι _X	Input leakage current	$GND \le V_I \le V_{DDQ}$		-20	_	20	μΑ	
I _{OZ}	Output leakage current	$GND \le V_I \le V_{DDQ}$, output disabled		-20	-	20	μΑ	
V _{REF}	Input reference voltage [23]	Typical value = 0.75 V			0.68	0.75	0.95	V
I _{DD} ^[24]	V _{DD} operating supply	V _{DD} = Max,	250 MHz	(× 18)	_	_	1650	mA
		I _{OUT} = 0 mA, T _{.I} =125 °C,		(× 36)	_	-	1650	
		$f = f_{MAX} = 1/t_{CYC}$	200 MHz	(× 18)	_	-	1410	mA
				(× 36)	_	-	1410	
I _{SB1}	Automatic power down	Max V _{DD} ,	250 MHz	(× 18)	_	1	600	mA
	current	Both ports deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$,		(× 36)	_	1	550	
		$f = f_{MAX} = 1/t_{CYC}$	200 MHz	(× 18)	_	_	600	mA
		T _J = 125 °C, Inputs static		(× 36)	_	Ι	550	

Notes

18. Overshoot: $V_{\text{IH}(AC)} < V_{\text{DDQ}} + 0.85$ V (Pulse width less than $t_{\text{CYC}}/2$), Undershoot: $V_{\text{IL}(AC)} > -1.5$ V (Pulse width less than $t_{\text{CYC}}/2$). 19. Power up: Assumes a linear ramp from 0 V to $V_{\text{DD}(\text{min})}$ within 200 ms. During this time $V_{\text{IH}} < V_{\text{DD}}$ and $V_{\text{DDQ}} \le V_{\text{DD}}$.

- 19. Power up. Assumes a linear ramp norm of the V_{DD}(min) within 200 min. During the line V_{DD} and V_{DD} = 20. All Voltage referenced to ground. 21. Output are impedance controlled. $I_{OH} = -(V_{DDQ}/2)/(RQ/5)$ for values of 175 $\Omega \le RQ \le 350 \Omega$. 22. Output are impedance controlled. $I_{OL} = (V_{DDQ}/2)/(RQ/5)$ for values of 175 $\Omega \le RQ \le 350 \Omega$. 23. $V_{REF(min)} = 0.68 V$ or 0.46 V_{DDQ} , whichever is larger, $V_{REF(max)} = 0.95 V$ or 0.54 V_{DDQ} , whichever is smaller. 24. The operation current is calculated with concurrent read and write cycles.



AC Electrical Characteristics

Over the Operating Range

Parameter ^[25, 26]	Description	Test Conditions	Min	Тур	Max	Unit
V _{IH}	Input high voltage		V _{REF} + 0.2	-	—	V
V _{IL}	Input low voltage		-	-	V _{REF} – 0.2	V

Radiation Performance

Parameter	Test Conditions	Limits	Unit
Total dose	$T_A = 25 \text{ °C}, V_{DD} = V_{DDQ} = 1.8 \text{ V}$	300 Krad	Rads(Si) Co60
Soft error rate	$T_A = 25 \text{ °C to } 125 \text{ °C}, V_{DD} = V_{DDQ} = 1.8 \text{ V with EDAC}$	1.0 × 10^ ⁻¹⁰	Upsets/bit-day
Transient dose rate upset	Pulse width (FWHM) = 50 ns, X-Ray, $T_C = 25 \text{ °C}$, $V_{DD} = V_{DDQ} = 1.8 \text{ V}$	2.0 × 10 ⁹	Rads(Si)/s
Neutron fluence	1 MeV equivalent energy, Unbiased T _A = 25 °C	2e14	N/cm ²
Latch up immunity	T _A = 125 °C, V _{DD} = V _{DDQ} = 1.9 V	110	MeVcm ² /mg

Capacitance

Parameter ^[27]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz, V _{DD} = 1.8 V, V _{DDQ} = 1.5 V	10	pF
C _{CLK}	Clock input capacitance		10	pF
C _O	Output capacitance		10	pF

Thermal Resistance

Parameter ^[27]	Description	Test Conditions	165-ball CCGA Package	Unit
Θ _{JC}		Test conditions follow standard test methods and procedures for measuring thermal impedance, in accordance with EIA/JESD51.	8.9	°C/W

Notes

- 25. Overshoot: $V_{IH(AC)} < V_{DDQ} + 0.85$ V (Pulse width less than $t_{CYC}/2$), Undershoot: $V_{IL(AC)} > -1.5$ V (Pulse width less than $t_{CYC}/2$). 26. Power up: Assumes a linear ramp from 0 V to $V_{DD(min)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$. 27. Tested initially and after any design or process change that may affect these parameters.



AC Test Loads and Waveforms



Figure 5. AC Test Loads and Waveforms

Note

28. Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, Vref = 0.75 V, RQ = 250 Ω, V_{DDQ} = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I_{OL}/I_{OH} and load capacitance shown in (a) of Figure 5.



Switching Characteristics

Over the Operating Range

Parameters ^[29, 30]			250	MHz	200 MHz		
Cypress Parameter	Consortium Parameter	Description	Min	Max	Min	Мах	Unit
t _{POWER}		V _{DD} (typical) to the first access ^[31]	1	-	1	I	ms
t _{CYC}	t _{KHKH}	K clock cycle time	4.0	8.4	5.0	8.4	ns
t _{KH}	t _{KHKL}	Input clock (K/K) HIGH	1.6	_	2.0	_	ns
t _{KL}	t _{KLKH}	Input clock (K/K) LOW	1.6	-	2.0	-	ns
t _{KH}	t _{KHKH}	K clock rise to \overline{K} clock rise (rising edge to rising edge)	1.8	-	2.2	-	ns
Setup Time	S						
t _{SA}	t _{AVKH}	Address setup to K clock rise	0.5	-	0.6	-	ns
t _{SC}	t _{IVKH}	Control setup to K clock rise (RPS, WPS)	0.5	_	0.6	-	ns
t _{SCDDR}	t _{IVKH}	DDR control setup to clock (K/ \overline{K}) rise (\overline{BWS}_0 , \overline{BWS}_1 , \overline{BWS}_2 , \overline{BWS}_3)	0.5	_	0.6	-	ns
t _{SD}	t _{DVKH}	$D_{[X:0]}$ setup to clock (K/ \overline{K}) rise	0.5	_	0.6	-	ns
Hold Times							
t _{HA}	t _{KHAX}	Address hold after K clock rise	0.5	_	0.5	_	ns
t _{HC}	t _{KHIX}	Control hold after K clock rise (RPS, WPS)	0.5	-	0.5	Ι	ns
t _{HCDDR}	t _{KHIX}	DDR control hold after clock (K/ \overline{K}) rise (\overline{BWS}_0 , \overline{BWS}_1 , \overline{BWS}_2 , \overline{BWS}_3)	0.5	-	0.5		ns
t _{HD}	t _{KHDX}	$D_{[X:0]}$ hold after clock (K/ \overline{K}) rise	0.5	-	0.5	Ι	ns
Output Tim	es						
t _{CO}	t _{CHQV}	K/K clock rise to data valid		0.7	-	0.7	ns
t _{DOH}	t _{CHQX}	Data output hold after output K/ \overline{K} clock rise (Active to active)		_	-0.7	_	ns
t _{CCQO}	t _{CHCQV}	K/K clock rise to echo clock valid	-	0.7	-	0.7	ns
t _{CQOH}	t _{CHCQX}	Echo clock hold after C/\overline{C} clock rise	-0.7	_	-0.7	-	ns
t _{CQD}	t _{CQHQV}	Echo clock high to data valid	-	0.50	-	0.50	ns
t _{CQDOH}	t _{CQHQX}	Echo clock high to data invalid	-0.30	_	-0.35	-	ns
t _{CQH}	t _{CQHCQL}	Output clock (CQ/CQ) HIGH ^[32]	1.55	_	1.95	-	ns
t _{CQH} CQH	t _{CQH} CQH	CQ clock rise to \overline{CQ} clock rise (rising edge to rising edge) ^[32]	1.55	-	1.95	Ι	ns
t _{CHZ}	t _{CHQZ}	Clock (K/ \overline{K}) rise to high Z (active to high Z) ^[33, 34]		0.45	-	0.45	ns
t _{CLZ}	t _{CHQX1}	Clock (K/K) rise to low Z ^[33, 34]	-0.45	-	-0.45		ns
t _{QVLD}	t _{CQHQVLD}	Echo Clock High to QVLD Valid ^[35]	-0.5	0.5	-0.5	0.5	ns
	DLL Timing						
t _{KC Var}	t _{KC Var}	Clock phase jitter		0.20	-	0.20	ns
t _{KC lock}	t _{KC lock}	DLL lock time (K)	10240	_	10240	-	Cycles
t _{KC Reset}	t _{KC Reset}	K static to DLL reset	30	I	30	Ι	ns

Notes

29. Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, Vref = 0.75 V, RQ = 250 Ω, V_{DDQ} = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I_{OL}/I_{OH} and load capacitance shown in (a) of Figure 5 on page 24.
 30. When a part with a maximum frequency above 167 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is being operated and outputs data with the output timings of that frequency range.

31. This part has a voltage regulator internally; t_{POWER} is the time that the power must be supplied above $V_{\text{DD(minimum)}}$ initially before initiating a read or write operation. 32. These parameters are extrapolated from the input timing parameters ($t_{\text{KHKH}} - 250 \text{ ps}$, where 250 ps is the internal jitter. An input jitter of 200 ps ($t_{\text{KC Var}}$) is already included in the t_{KHKH} . These parameters are only guaranteed by design and are not tested in production. 33. t_{CHZ} , t_{CLZ} , are specified with a load capacitance of 5 pF as in part (b) of Figure 5 on page 24. Transition is measured ± 100 mV from steady state voltage.

34. At any voltage and temperature t_{CHZ} is less than t_{CLZ} and t_{CHZ} less than t_{CO} . 35. t_{QVLD} Spec is applicable for both rising and falling edges of QVLD signal.



Switching Waveforms

Figure 6. Read/Write/Deselect Sequence ^[36, 37, 38]



Notes

36. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.

37. Outputs are disabled (high Z) one clock cycle after a NOP.

38. In this example, if address A0 = A1, then data Q00 = D10 and Q01 = D11. Write data is forwarded immediately as read results. This note applies to Figure 6.



Ordering Information

The following table contains only the parts that are currently available. If you do not see what you are looking for (x 18 option), contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Description	Package Diagram	Package Type	Operating Range
250	CYRS1542AV18-250GCMB	72M QDR II+, × 18, Burst of 2	001-58969	165-ball CCGA (21 × 25 × 2.83 mm)	Military
250	CYRS1544AV18-250GCMB 72M QDR II+, × 36, Burst of 2		001-58969	165-ball CCGA (21 × 25 × 2.83 mm)	Military
250	CYPT1542AV18-250GCMB	72M QDR II+, × 18, Burst of 2, Prototype	001-58969	165-ball CCGA (21 × 25 × 2.83 mm)	Military
250	CYPT1544AV18-250GCMB	72M QDR II+, × 36, Burst of 2, Prototype	001-58969	165-ball CCGA (21 × 25 × 2.83 mm)	Military
250	5962F1120101QXA	72M QDR II+, × 18, Burst of 2, DLAM Part	001-58969	165-ball CCGA (21 × 25 × 2.83 mm)	Military
250	5962F1120201QXA	72M QDR II+, × 36, Burst of 2, DLAM Part	001-58969	165-ball CCGA (21 x 25 x 2.83 mm)	Military

Ordering Code Definitions





Package Diagram



Figure 7. 165-ball Ceramic Column Grid Array (CCGA) (21 × 25 mm) Package Outline, 001-58969

NOTES:

- 1. PACKAGE WEIGHT : 16g (estimate)
- 2. JEDEC REFERENCE : MO-158 VAR BE-1

001-58969 *C



Acronyms

Acronym	Description			
BWS	byte write select			
CCGA	ceramic column grid array			
DED	double error detection			
DLL	delay lock loop			
DDR	double data rate			
DSCC	defense supply center columbus			
EDAC	error detection and correction			
HSTL	high speed transceiver logic			
I/O	input/output			
JTAG	Joint Test Action Group			
LSB	least significant bit			
LSBU	logical single-bit upsets			
LMBU	logical multi-bit upsets			
MSB	most significant bit			
PDA	percent defect allowable			
PIND	particle impact noise detection			
PDA	percent defective allowable			
QDR	quad data rate			
RPS	read port select			
SEC	single error correction			
SEL	single event latch up			
SRAM	static random access memory			
TAP	test access port			
TCK	test clock			
TDI	test data in			
TDO	test data out			
TMS	test mode select			
WPS	write port select			

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
Krad	kiloradian
MHz	megahertz
μA	microampere
μF	microfarad
μs	microsecond
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
N/cm ²	Neutron particles fluence per cm ² area
ns	nanosecond
nm	nanometer
Ω	ohm
%	percent
pF	picofarad
ps	picosecond
Rads(Si)	unit of absorbed radiation energy from ionizing radiation per kg of material. (1 rad(Si)) = 10 mGy = 10 – 2 J/kg
V	volt
W	watt



Glossary

Total Dose	Permanent device damage due to ions over device life
Heavy Ion	Instantaneous device latch up due to single ion
LET	Linear energy transfer (measured in MeVcm ²)
Krad	Unit of measurement to determine device life in radiation environments.
Neutron	Permanent device damage due to energetic neutrons or protons
Prompt Dose	Data loss of permanent device damage due to X-rays and gamma rays < 20 ns
165-ball Ceramic Column Grid Array	Hermetic ceramic 165-column package. Columns attached by Six Sigma
RadStop Technology	Cypress's patented Rad Hard design methodology
DLAM	Defense Logistics Agency Land and Maritime
LSBU	Logical Single Bit Upset. Single bits in a single correction word are in error.
LMBU	Logical Multi Bit Upset. Multiple bits in a single correction word are in error
Group A	General electrical testing
Group B	Mechanical - Dimensions, bond strength, solvents, die shear, solderability, lead integrity, seal, acceleration
Group C	Life test - 1000 hours at 125 °C
Group D	Package related mechanical tests - shock, vibration, Accel, salt, seal, lead finish adhesion, lid torque, thermal shock, moisture resistance
Group E	Radiation testing



Document History Page

Document Title: CYRS1542AV18/CYRS1544AV18, 72-Mbit QDR [®] II+ SRAM Two-Word Burst Architecture with RadStop™
Technology
Document Number: 001-60006

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change	
**	2940931	05/31/2010	HRP	New data sheet.	
*A	3016545	08/26/2010	HRP	Changed part numbers from CYRS1512AV18/CYRS1514AV18 to reflect change to QDR II+ die. Updated Switching Characteristics (Updated minimum and maximum values for Setup Time, Hold Time parameters, and updated minimum and maximum values for t _{CO} parameter under Output Time parameter). Updated Ordering Information (Added 200-MHz part numbers (CYRS1542AV18-250GCMB, CYRS1544AV18-250GCMB for Burst 2 mode). Updated Package Diagram. Added Units of Measure.	
*В	3281455	06/13/2011	HRP	Changed status from Advanced to Final. Updated Configurations (corrected typo). Updated Selection Guide. Updated DC Electrical Characteristics (maximum current limit values for the parameters I_{DD} and I_{SB1} based on device characterization). Updated Radiation Performance (Limits of Radiation Data based on RHA qualification. Updated Thermal Resistance. Updated Switching Characteristics (Minimum and Maximum timing values for the parameters t_{co} , t_{DOH} , t_{CCQO} , t_{CQOH} based on device characterization). Updated Ordering Information (Removed × 18 option from ordering table). Updated Package Diagram. Changed DLL lockup cycles from 2048 to 10240 throughout document. Updated in new template.	
*C	3471321	12/21/2011	HRP	Updated Identification Register Definitions (Replaced the value of Cypress device ID (28:12) from 11010011010010100 to 11010010100010100 for CYRS1542AV18 and replaced the value of Cypress device ID (28:12) from 110100110100100 to 110100100100100 for CYRS1544AV18).	
*D	3524961	02/14/2012	HRP	Updated Prototyping Options under Radiation Performance. (Added two devices). Updated Application Example. Updated Truth Table. Updated Maximum Ratings. Updated Radiation Performance. Updated Capacitance. Updated Thermal Resistance. Updated Thermal Resistance. Updated Switching Characteristics. Updated Ordering Information (Removed 200 MHz speed part CYRS1544AV18-200GCMB).	
*E	3537277	02/29/2012	HRP	Updated Radiation Data under Radiation Performance. Updated Ordering Information (Removed the part number CYRS1544AV18-250GCMB and added the part numbers CYRS1543AV18-250GCMB, CYRS1545AV18-250GCMB, CYPT1543AV18-250GCMB, CYPT1545AV18-250GCMB, 5962F1120201VXA and 5962F1120202VXA).	
*F	3580538	04/12/2012	HRP	Updated Ordering Information (Updated part numbers).	
*G	3617759	05/15/2012	HRP	Updated Radiation Performance (Updated Prototyping Options). Updated Ordering Information (Added part 5962F1120101VXA). Updated Glossary.	



Document History Page (continued)

Technolog	Document Title: CYRS1542AV18/CYRS1544AV18, 72-Mbit QDR [®] II+ SRAM Two-Word Burst Architecture with RadStop™ Technology Document Number: 001-60006					
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change		
*H	3640834	06/08/2012	HRP	Updated Radiation Performance (Updated Prototyping Options). Renamed the section Class V Flow as Manufacturing Flow. Updated Glossary.		
*	3857750	01/04/2013	HRP	Updated Ordering Information (Updated part numbers).		



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface Lighting & Power Control cypress.com/go/powerpsoc cypress.com/go/plc Memory cypress.com/go/memory **Optical & Image Sensing** cypress.com/go/image **PSoC** cypress.com/go/psoc Touch Sensing cypress.com/go/touch **USB** Controllers cypress.com/go/USB Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2010-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-60006 Rev. *I

Revised January 4, 2013

Page 33 of 33

QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, IDT, NEC, Renesas, and Samsung. All products and company names mentioned in this document may be the trademarks of their respective holders.