


Or, Call Customer Service at 1-800-548-6132 (USA Only)



DAC600

DEMO BOARD
AVAILABLE
See Appendix A for
more information

DAC600

3

DIGITAL-TO-ANALOG CONVERTERS

12-Bit 256MHz Monolithic DIGITAL-TO-ANALOG CONVERTER

FEATURES

- 12-BIT RESOLUTION
- 256MHz UPDATE RATE
- -73dB HARMONIC DISTORTION AT 10MHz
- LASER TRIMMED ACCURACY: 1/2LSB
- -5.2V SINGLE POWER SUPPLY
- EDGE-TRIGGERED LATCH
- LOW GLITCH: 5.6pVs
- WIDEBAND MULTIPLYING REFERENCE INPUT
- 50Ω OUTPUT IMPEDANCE

APPLICATIONS


- DIRECT DIGITAL SYNTHESIS
- ARBITRARY WAVEFORM GENERATION
- HIGH RESOLUTION GRAPHICS
- COMMUNICATIONS LOCAL OSCILLATORS
- Spread Spectrum/Frequency Hopping
- Base Stations
- Digitally Tuned Receivers

DESCRIPTION

The DAC600 is a monolithic, high performance digital-to-analog converter for high frequency waveform generation. The internal segmentation and latching minimize output glitch energy and maximizes AC performance. Resistor laser trimming provides for excellent DC linearity.

The ECL compatibility provides for low digital noise at high update rates. The complementary 50Ω outputs and low output capacitance simplifies transmission line design and filtering at the output.

The DAC600 combines precision thin film and bipolar technology to create a high performance, cost effective solution for modern waveform synthesis.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 006-6491 • FAX: (602) 899-1510 • Immediate Product Info: (800) 548-6132



PDS-1153C

3.17

For Immediate Assistance, Contact Your Local Salesperson

SPECIFICATIONS

ELECTRICAL

At +25°C $V_{REF} = +1.0V$, $V_{EE} = V_{EED} = -5.2V$, unless otherwise noted.

PARAMETER	CONDITIONS	TEMP	DAC600AN			DAC600BN			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
DIGITAL INPUTS									
Logic	12 Parallel Input Lines, ECL								
Resolution					12			*	Bits
ECL Logic Input Levels: V_{IL}	Logic "0"	Full	-1.48	-1.95	-2	*	*	*	V
V_{HI}		Full			2	*	*	*	μA
V_{IH}	Logic "1"	Full	-1.1	-0.75	0	*	*	*	V
		Full			200			*	μA
DIGITAL TIMING									
Input Data Rate		Full	DC		256	*		*	MHz
CLK Pulse Width High or Low		Full	1.95			*		*	ns
Set-up Time		Full	1.5	1.0		*	*	*	ps
Hold Time (Referred to CLK)		Full	1.9	1.7		*	*	*	ns
Propagation Delay		Full		2		*	*	*	ns
ANALOG OUTPUT									
Bipolar Output Current	$R_L = 0\Omega$	Full	19	20	21	*	*	*	mA
Output Resistance		Full	47.5	50	52.5	49	*	51	Ω
Output Capacitance		Full		15			*		pF
CONTROL AMPLIFIER									
Input Resistance		Full		800		*	*	*	Ω
Full Power Bandwidth	-3dB	Full		10		*	*	*	MHz
Offset		+25°C		0	± 1	*	0	± 0.5	mV
Input Reference Range		Full	100mV		± 1.25	*		*	V
TRANSFER CHARACTERISTICS									
Integral Linearity Error ⁽¹⁾ : $V_{OUT NOT}$	Best Fit Straight Line	+25°C		± 0.012	± 0.024		± 0.006	± 0.012	%FSR
$V_{OUT NOT}$		Full		± 0.024	± 0.036		± 0.012	± 0.024	%FSR
V_{OUT}		+25°C			± 0.1			± 0.1	%FSR
Differential Linearity Error ⁽¹⁾ : $V_{OUT NOT}$		+25°C			± 0.024			± 0.012	%FSR
$V_{OUT NOT}$		Full			± 0.036			± 0.024	%FSR
V_{OUT}		+25°C			$\pm 0.1\%$			$\pm 0.1\%$	%FSR
12-Bit Monotonicity		+25°C		Guaranteed			Guaranteed		
		Full		Typical			Guaranteed		
Output Offset Current: $V_{OUT NOT}$	Bits 1-12 HIGH	+25°C		75	150		50	100	μA
$V_{OUT NOT}$		Full		57	150		50	100	μA
Gain Error ⁽²⁾		+25°C		± 0.5	± 1.5		± 0.5	± 1.0	%
		Full		± 1.3	± 2.0		± 1.1	± 2.0	%
Output Leakage Current	$V_{REF} = 0V$, Bits 1-12 LOW, $V_{OUT NOT}$	+25°C		10	75		5	50	μA
TIME DOMAIN PERFORMANCE									
Glitch Energy	Major Carry	+25°C		5.6		*	*	*	pVs
Fall Time	90% to 10%	+25°C		510		*	*	*	ps
Rise Time	10% to 90%	+25°C		770		*	*	*	ps
Settling Time ⁽³⁾									
$\pm 0.1\%$ FSR	Major Carry, 1 LSB Change	Full		4		*	*	*	ns
$\pm 0.024\%$ FSR		Full		15		*	*	*	ns
DYNAMIC PERFORMANCE									
Spurious Free Dynamic Range ⁽⁴⁾									
$f_o = 1MHz$	$f_{clock} = 50MHz$	+25°C		74		70	77		dBFS ⁽⁵⁾
$f_o = 10MHz$	$f_{clock} = 50MHz$	+25°C		71		65	73		dBFS
$f_o = 1MHz$	$f_{clock} = 100MHz$	+25°C		72		70	75		dBFS
$f_o = 10MHz$	$f_{clock} = 100MHz$	+25°C		71		66	70		dBFS
$f_o = 20MHz$	$f_{clock} = 100MHz$	+25°C		83		59	82		dBFS
$f_o = 10MHz$	$f_{clock} = 200MHz$	+25°C		66		66	70		dBFS
$f_o = 20MHz$	$f_{clock} = 200MHz$	+25°C		58		64	67		dBFS
$f_o = 50MHz$	$f_{clock} = 200MHz$	+25°C		52		50	55		dBFS
Output Noise	Bits 1-12 HIGH	+25°C		10.6			*		nV/√Hz
POWER SUPPLIES									
Supply Voltages: V_{EE}		Full	-4.5	-5.2	-5.5	*	*	*	V
Supply Currents: I_{EEA}	Pins 33 and 34	Full	30	46	60	*	*	*	mA
I_{EED}	Pins 5 and 55	Full	110	150	190	*	*	*	mA
Power Consumption	Operating	Full		900mW	1.3	*	*	*	W
TEMPERATURE RANGE									
Specification: DAC600AN, BN	Ambient	Full	-40	30	+85	*	*	*	°C
θ_{JA}									°C/W

NOTES: (1) Linearity tests are measured into a virtual ground (op amp). (2) Gain error in % is calculated by: $GE (\%) = \frac{V_{MEASURED} (FS) - V_{IDEAL} (FS)}{V_{IDEAL} (FS)} \times 100$

(3) Settling time is influenced by the load due to fast edge speeds. Use good transmission line techniques for best results. (4) Spurious free dynamic range is measured from the fundamental frequency to any harmonic or non-harmonic spurs within the bandwidth $f_{CLK}/2$, unless otherwise specified.

Or, Call Customer Service at 1-800-548-6132 (USA Only)

ORDERING INFORMATION

MODEL	DESCRIPTION	TEMPERATURE RANGE (AMBIENT)
DAC600AN, BN	68-Pin Plastic QUAD	-40°C to +85°C

ABSOLUTE MAXIMUM RATINGS

V _{EEA}	0.3 to -7
V _{EEB}	0.3 to -7
Logic Inputs	0 to -5.5V
Reference Input Voltage	0 to +1.25V
Reference Input Current	0 to 1.56mA
Case Temperature	-40°C to +125°C
Junction Temperature	+150°C
Storage Temperature	-55°C to +125°C
Lead Temperature (soldering, 10s)	+300°C

Stresses above these ratings may permanently damage the device.



ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that this integrated circuit be handled and stored using appropriate ESD protection methods.

PACKAGE INFORMATION⁽¹⁾

MODEL	PACKAGE	PACKAGE DRAWING NUMBER
DAC600AN, BN	68-Pin Plastic QUAD	312-1

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

PIN DEFINITIONS

PIN NO	DESIGNATION	DESCRIPTION	PIN NO	DESIGNATION	DESCRIPTION
1	BYPASS	Disables Latching of Data	35	V _{REF}	Analog Reference Voltage Center Tap
2	CLK	CLOCK	36	NC	
3	CLKNOT	CLOCKNOT	37	NC	
4	DGND	Digital Ground	38	V _{REF}	Analog Reference Voltage
5	DV _{EE} ⁽¹⁾	-5.2V Supply	39	V _{REF}	Analog Reference Voltage
6	Bit 9		40	NC	
7	Bit 10		41	NC	
8	Bit 11		42	R _{OFFSET}	Offset Compensation
9	Bit 12	LSB	43	NC	
10	NC		44	BYPASS	0.1μF Bypass to Ground
11	NC		45	NC	
12	NC		46	NC	
13	V _{OUT}	DAC Output	47	ALTCOMPC	Control Amp PTAT Reference Compensation ⁽²⁾
14	V _{OUT}	DAC Output	48	AGND	Analog Signal Ground
15	LGND	Ladder Ground	49	NC	
16	LGND	Ladder Ground	50	LBIAS	Ladder Bias Alternate Compensation ⁽²⁾
17	V _{OUTNOT}	DAC Output Complement	51	NC	
18	V _{OUTNOT}	DAC Output Complement	52	NC	
19	NC		53	NC	
20	AGND	Analog Ground	54	Bit 1	MSB
21	NC		55	DV _{EE}	Digital -5.2V Supply
22	NC		56	DGND	Digital Signal Ground
23	NC		57	DGND	Digital Signal Ground
24	NC		58	Bit 2	
25	NC		59	Bit 3	
26	BYPASS	0.1μF Bypass to Ground	60	Bit 4	
27	NC		61	NC	
28	ALTCOMPIB	PTAT-IB Reference Compensation ⁽²⁾	62	Bit 5	
29	AGND	Analog Ground	63	DGND	Digital Ground
30	AGND	Analog Ground	64	Bit 6	
31	NC		65	Bit 7	
32	LOOPCRNT	DAC Reference Alt. Loop Current (Connect to AGND)	66	DGND	Digital Ground
33	V _{EE} ⁽¹⁾	-5.2V Supply	67	Bit 8	
34	V _{EE} ⁽¹⁾	-5.2V Supply	68	NC	

NC: no connect

NOTE: (1) Pins 5 and 55 typically draw 150mA of current. Pins 33 and 34 combined typically draw 46mA. (2) Connect bypass capacitor to V_{EE}.

DAC600

3

DIGITAL-TO-ANALOG CONVERTERS

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.




Burr-Brown IC Data Book—Data Conversion Products

3.19

For Immediate Assistance, Contact Your Local Salesperson

DICE INFORMATION



DAC600 DIE TOPOGRAPHY

MECHANICAL INFORMATION

	MILS (0.001")	MILLIMETERS
Die Size	160 x 140 ±5	4.06 x 3.56 ±0.13
Die Thickness	20 ±3	0.51 ±0.08
Min. Pad Size	4 x 4	0.10 x 0.10
Backing	Gold	
Metallization	Gold	







PAD	FUNCTION	PAD	FUNCTION
1	Bypass	36	NC
2	CLK	37	V _{REF}
3	CLKNOT	38	V _{REF}
4	DGND	39	NC
5	DV _{EE}	40	NC
6	Bit 9	41	R _{OFFSET}
7	NC	42	NC
8	Bit 10	43	NC
9	Bit 11	44	NC
10	Bit 12	45	NC
11	V _{OUT}	46	ALTCOMPC
12	V _{OUT}	47	AGND
13	LGND	48	NC
14	LGND	49	LBIAS
15	V _{OUTNOT}	50	NC
16	V _{OUTNOT}	51	NC
17	NC	52	NC
18	AGND	53	Bit 1 (MSB)
19	NC	54	DV _{EE}
20	NC	55	DGND
21	NC	56	DGND
22	NC	57	Bit 2
23	NC	58	Bit 3
24	NC	59	Bit 4
25	NC	60	NC
26	NC	61	NC
27	ALTCOMPIB	62	NC
28	AGND	63	Bit 5
29	AGND	64	DGND
30	NC	65	Bit 6
31	LOOPCRNT	66	Bit 7
32	AV _{EE}	67	DGND
33	AV _{EE}	68	Bit 8
34	V _{REF2}	69	NC
35	NC		

Substrate Bias: Negative Supply -V_{CC}
NC = Do not connect.

Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES

$T_{CASE} = +25^{\circ}\text{C}$, $V_{REF} = +1.0\text{V}$, measured at $V_{OUT\ NO1}$. Spurious free dynamic range includes all harmonic or non-harmonic spurs in the bandwidth $f_{CLK}/2$, unless otherwise noted.



DAC600

3







DIGITAL-TO-ANALOG CONVERTERS



For Immediate Assistance, Contact Your Local Salesperson

TYPICAL PERFORMANCE CURVES (CONT)







$T_{CASE} = +25^{\circ}\text{C}$, $V_{REF} = +1.0\text{V}$, measured at $V_{OUT\ NOT}$. Spurious free dynamic range includes all harmonic or non-harmonic spurs in the bandwidth $f_{CLK}/2$, unless otherwise noted.



Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES (CONT)

$T_{CASE} = +25^{\circ}\text{C}$, $V_{REF} = +1.0\text{V}$, measured at $V_{OUT,NOT}$. Spurious free dynamic range includes all harmonic or non-harmonic spurs in the bandwidth $f_{CLK}/2$, unless otherwise noted.



DAC600

3

DIGITAL-TO-ANALOG CONVERTERS








Burr-Brown IC Data Book—Data Conversion Products

3.23


For Immediate Assistance, Contact Your Local Salesperson

TYPICAL PERFORMANCE CURVES (CONT)

$T_{CASE} = +25^{\circ}C$, $V_{REF} = +1.0V$, measured at V_{OUT_NOT} . Spurious free dynamic range includes all harmonic or non-harmonic spurs in the bandwidth $f_{CLK}/2$, unless otherwise noted.



V_{REF} Amplitude +0.75V DC 100mVp-p AC
(All Bits on, 47pF Pin 35)



V_{REF} Amplitude +0.75V DC 100mVp-p AC
(All Bits on, 47pF Pin 35)

DAC600

3

DIGITAL-TO-ANALOG CONVERTERS

The output current sees 50Ω of output impedance from the equivalent resistance of a R-2R ladder. With all of the current sources off, the output voltage is at 0V. With all current sources on (-20mA), the output voltage is at -1V . Transfer function information is given in Tables I and II.

FIGURE 1. Basic DAC600 Architecture.

TABLE I. Input Code vs Output Voltage Relationships.

TABLE II. Nominal Bit Weight Values.

Or, Call Customer Service at 1-800-548-6132 (USA Only)




FIGURE 5. Timing Diagram.

analog ground plane. For speeds of up to 256MHz, series termination with 47 Ω resistors will be adequate (Figure 6). This termination technique will greatly lessen the issue of termination currents coupling into the analog ground plane. This is shown in the typical DAC600 connection diagram (Figure 7.)




FIGURE 6. Series Bit Termination.

LAYOUT AND POWER SUPPLIES

A multilayer PC board with a solid ground and power planes is recommended. All of the ground pins (both analog and digital) should be connected directly to the analog ground plane at the DAC600.

Wide busses for the power paths are recommended as good general practice. External bypassing is recommended. A 10 μ F ceramic capacitor in parallel with a 0.01 μ F chip capacitor will be sufficient in most applications.



Burr-Brown IC Data Book—Data Conversion Products

ALTCOMP and ALTCOMP should be bypassed with 0.1 μ F capacitors connected to V_{EEA}. When not used in the multiplying mode LBIAS should be bypassed with a 0.4 μ F capacitor connected to V_{EEA}. The heat spreader (pins 26 and 44) should be bypassed with a 0.1 μ F capacitor.

MAXIMIZING PERFORMANCE

In addition to optimizing the layout and ground of the DAC600, there are other important issues to consider when optimizing the performance of this DAC in various AC applications.

The DAC600 includes an internal 50 Ω output impedance to simplify output interfacing to a 50 Ω load. Because some loads may be a complex impedance, care must be taken to match the output impedance with the load. Mismatching of impedances can cause reflections which will affect the measured AC performance parameters such as settling time, harmonic distortion, rise/fall times, etc. Often complex impedances can be matched by placing a variable 3 to 10pF capacitor at the output of the DAC to ground. Also, probing the output of the DAC can present a complex impedance.

The typical performance curves of Spurious Free Dynamic Range vs various combinations of clock rate and/or input frequency should give a general idea of the spectral performance of the DAC under system specific clock and output frequencies. For variable frequency DDS and ARB applications, having a programmable frequency bandpass (smart) filter at the output of the DAC can greatly improve system

DAC600

3

DIGITAL-TO-ANALOG CONVERTERS

For Immediate Assistance, Contact Your Local Salesperson

spur and noise performance by filtering out unwanted spur and noise spectra. Even with a programmable bandpass filter, care should be taken to update the DAC at greater than 4 times per cycle to (1) minimize the 2nd and 3rd harmonic magnitudes by having the output slew excessively between any successive clock and (3) to keep the 2nd harmonic and other even order harmonics from folding back close to the fundamental under the condition $f_{OUT} = 1/3 f_{CLK}$ and (3) to keep the 3rd harmonic and other harmonics from folding back close to the fundamental under the condition

$f_{OUT} = 1/4 f_{CLK}$. The making use of the high update rate of the DAC600 helps to lessen the problems of large harmonics "folding back" into the passband.

For DDS applications, often the DAC itself is the limit in Spurious Free Dynamic Range (SFDR) performance. However, due to the high linearity of the DAC600, low frequency spurious performance may be limited by the digital truncation error of the phase accumulator/ROM combination. Most vendors supplying a combination of phase accumulator and ROM specify the SFDR of their digital algorithm.




FIGURE 7. Typical DAC600 Connection Diagram.