

For Immediate Assistance, Contact Your Local Salesperson



**DAC602**

PRELIMINARY INFORMATION  
SUBJECT TO CHANGE  
WITHOUT NOTICE

## 12-Bit 100MHz Latched TTL DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- **LOW HARMONICS:** 72dB AT 10MHz
- **LOW SETUP AND HOLD TIMES**
- **LOW POWER:** 490mW
- **LOW REFERENCE DRIFT:**  $\pm 20\text{ppm}/^\circ\text{C}$
- **LOW GLITCH**
- **STREAMLINED PINOUT:**  
28-Pin 0.3" DIP or SOIC Package

### APPLICATIONS

- **TELECOMMUNICATIONS:**  
Local Oscillator Generation  
Modulated Baseband Generation
- **FUNCTION GENERATORS**
- **ARBITRARY WAVEFORM GENERATORS**
- **TEST EQUIPMENT**


### DESCRIPTION

The DAC602 is a high speed, high performance digital-to-analog converter capable of 100MHz data rates. It is complete with a low-drift reference and internal latches.

The user-friendly dual master/slave latches require minimal setup and hold times, thus reducing the speed and cost requirements of the driving

memory. These optimized latches are also designed to suppress digital feedthrough. Segmented DAC current sources further minimize the output glitch.

The DAC602 has been optimized for excellent spurious-free dynamic performance while dissipating only 490mW. This high performance device is available in streamlined (0.3" wide) 28-pin DIP and SOIC packages. A mil temp range DIP is also available.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706  
Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 899-1510 • Immediate Product Info: (800) 548-6132



Or, Call Customer Service at 1-800-548-6132 (USA Only)

## SPECIFICATIONS

TA = +25°C, +V<sub>S</sub> = +5V, -V<sub>S</sub> = 5.2V, using internal reference unless otherwise noted.

PARAMETER	CONDITIONS	TEMP	DAC602P, U, HSQ			DAC602PB, UB			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
<b>TEMPERATURE RANGE</b> Specification: P, PB, U, UB Grades HSQ Grade Thermal Resistance: H Package P Package U Package	Tambient Junction-to-Ambient		-40 -55	75 75 75	+85 +125	*	*	*	°C °C °C/W °C/W °C/W
<b>DIGITAL INPUTS</b> Logic Inputs Resolution TTL Logic Input Levels: V <sub>IL</sub> V <sub>OL</sub> V <sub>IH</sub> V <sub>OH</sub>	Logic "0" Logic "1"	Full Full Full Full	TTL/HCT Compatible 12 0.8 +10 +10			*	*	*	Bits V μA V μA
<b>DIGITAL TIMING</b> Input Data Rate Clock Pulse Width High or Low Data Set-up Time Hold Time Propagation Delay	Referred to Clock Referred to Clock	Full Full Full Full Full	DC	2.5 500 500 2	100	*	*	*	MHz ns ps ps ns
<b>ANALOG OUTPUT</b> Analog Output Full Scale Output Current V <sub>OUT</sub> Low Output Current, V <sub>OUT</sub> Output Resistance <sup>(1)</sup> Output Capacitance	All Bits High, R <sub>L</sub> = 0Ω All Bits Low, R <sub>L</sub> = 0Ω No External Termination	Full Full Full Full	Complementary 632	Unipolar -19.995 0 744 3	856	*	*	*	mA mA W pF
<b>REFERENCE CHARACTERISTICS</b> REFIN Input Range Input Resistance Full Power Bandwidth REFOUT Accuracy Drift	Standard Reference Voltage Internal Reference	Full Full Full Full Full Full	0	-2.5 2 500	-2.7	*	*	*	V V kΩ kHz ppm ppm/°C
<b>TRANSFER CHARACTERISTICS</b> Monotonicity Differential Linearity Error Integral Linearity Error Gain Error Output Offset Power Supply Rejection	Worst Case Code Δ -V <sub>S</sub> = ±10% Δ +V <sub>S</sub> = ±5%	Full Full Full Full Full Full Full	Guaranteed 0.5 0.6 0.5 0.75 0.3 0.4 ±0.03 ±0.01	1.0 2.0 1.0 2.0 0.7 0.7 ±0.07 ±0.07	Guaranteed 0.3 0.35 0.5 0.6 0.2 0.2 *	0.5 0.5 0.75 1.0 0.5 0.5 *	LSB LSB LSB LSB %FSR %FSR %FSR/%		
<b>TIME DOMAIN PERFORMANCE</b> Rise Time Fall Time Settling Time ±0.1% ±0.24% Glitch Energy	Major Carry, 1LSB Change	+25°C +25°C Full Full Full	770 510 4 15 1.5			*	*	ps ps ns ns pV <sub>S</sub>	
<b>DYNAMIC PERFORMANCE</b> Spurious Free Dynamic Range (SFDR) f <sub>0</sub> = 1MHz f <sub>0</sub> = 5MHz f <sub>0</sub> = 1MHz f <sub>0</sub> = 5MHz f <sub>0</sub> = 10MHz f <sub>0</sub> = 5MHz f <sub>0</sub> = 10MHz f <sub>0</sub> = 20MHz Differential Gain Error Differential Phase Error Output Noise	f <sub>clock</sub> = 20MHz f <sub>clock</sub> = 20MHz f <sub>clock</sub> = 50MHz f <sub>clock</sub> = 50MHz f <sub>clock</sub> = 50MHz f <sub>clock</sub> = 100MHz f <sub>clock</sub> = 100MHz f <sub>clock</sub> = 100MHz NTSC, PAL NTSC, PAL Bits 1-12 High	+25°C +25°C +25°C +25°C +25°C +25°C +25°C +25°C +25°C +25°C +25°C	78 72 76 74 72 73 72 82 TBD TBD 10.6			*	*	dBFS dBFS dBFS dBFS dBFS dBFS dBFS dBFS % % nV √Hz	
<b>POWER SUPPLY REQUIREMENTS</b> Supply Voltages: +V <sub>S</sub> -V <sub>S</sub> Supply Currents: +I <sub>S</sub> -I <sub>S</sub> Power Consumption	Operating Operating	Full Full Full Full Full	+4.75 -5.46	+5.0 -5.2 2 92 488	+5.25 -4.94 2.3 105 560	*	*	V V mA mA mW	

NOTE: (1) The DAC602 output may be externally terminated with a 53.6Ω resistor to ground for an equivalent 50Ω output impedance and 0V to -1V output swing.

DAC602

3

DIGITAL-TO-ANALOG CONVERTERS



For Immediate Assistance, Contact Your Local Salesperson

**ORDERING INFORMATION**

Basic Model Number	DAC602	( )	( )	( )
Package Code				
P				
U				
H				
Performance Grade Code				
No letter or "B" = -40°C to +85°C				
S = -55°C to +125°C				
Reliability Screening				
Q-Screened (HS Model Only)				

**ABSOLUTE MAXIMUM RATINGS**

+V <sub>s</sub>	+6V
-V <sub>s</sub>	0.3V to -7V
Logic Inputs	0V to -5.5V
Junction Temperature	+165°C
Storage Temperature	-55°C to +165°C
Lead Temperature (soldering, 10s)	+300°C
(soldering, SOIC, 3s)	+260°C

Stresses above these ratings may permanently damage the device.

**PACKAGE INFORMATION<sup>(1)</sup>**

MODEL	PACKAGE	PACKAGE DRAWING NUMBER
DAC602H, HSO	28-Pin, 0.3" Wide Hermetic DIP	247
DAC602P, PB	28-Pin, 0.3" Wide Plastic DIP	246
DAC602U, UB	28-Pin, 0.3" Wide SOIC	217


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

**PIN DEFINITIONS**

PIN NO	DESIGNATION	DESCRIPTION
1	B <sub>1</sub>	Bit 1, Most Significant Bit
2	B <sub>2</sub>	
3	B <sub>3</sub>	
4	B <sub>4</sub>	
5	B <sub>5</sub>	
6	B <sub>6</sub>	
7	B <sub>7</sub>	
8	B <sub>8</sub>	
9	B <sub>9</sub>	
10	B <sub>10</sub>	
11	B <sub>11</sub>	
12	B <sub>12</sub>	Bit 12, Least Significant Bit
13	Clock	Data Clocking Input
14	+V <sub>s</sub>	Positive Supply Input (+5V)
15	GND	Ground
16	-V <sub>s</sub>	Negative Supply Input (-5.2V)
17	DIVGND	Divider Ground
18	BYP	Bypass DAC
19	LM	Latch Mode <sup>(1)</sup>
20	NC	No Internal Connection
21	-V <sub>s</sub>	Negative Supply Input (-5.2V)
22	NOUT	Complementary Output
23	OUT	Output
24	REFIN	Reference Input
25	REFOUT	Reference Output
26	GND	Ground
27	-V <sub>s</sub>	Negative Supply Input (-5.2V)
28	GND	Ground

NOTE: (1) If LM is left floating, the input latches will be in the latch mode. If LM is grounded, the input latches will be in the transparent mode.

**TIMING DIAGRAM**



NOTE: Timing is specified in the mode with the LATCH mode floating.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

