

Or, Call Customer Service at 1-800-548-6132 (USA Only)

SPECIFICATIONS

ELECTRICAL

T_A = +25°C, ±12V. ±15V power supplies unless otherwise noted.

		DAC667JP			DAC667KF	•]
PARAMETER	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS	
$ \begin{array}{l} \textbf{DigitTAL INPUTS} \\ \textbf{Resolution} \\ \textbf{Logic Levels (TTL Compatible, T_{MIN} to T_{MAX})^{(1)} \\ V_{H} \left(Logic 1 \right) \\ V_{L} \left(Logic 0 \right) \\ I_{H} \left(VI_{H} = 5.5V \right) \\ I_{R} \left(VI_{H} = 0.8V \right) \end{array} $	+2 0	3	12 +5.5 +0.8 10 5	:	•	•	Bits V ν μΑ μΑ	DAC667
ACCURACY Linearity Error at +25°C $T_A = T_{MAX}$ to T_{MAX} Differential Linearity Error at +25°C $T_A = T_{MAX}$ to T_{MAX} Gain Error ⁽²⁾ Unipolar Offset Error ⁽²⁾	Monot	±1/4 ±1/2 ±1/2 onicity Guar ±0.1 ±1	±1/2 ±3/4 ±3/4 ranteed ±0.2 ±2		±1/8 ±1/4 ±1/4	±1/4 ±1/2 ±1/2	LSB LSB LSB LSB % of FSR ⁽³⁾ LSB	∀(a) M
Bipolar Zero ⁽²⁾		±0.05	±0.1		•	•	% of FSR	
DRIFT Differential Linearity Gain (Full Scale), $T_A = +25^{\circ}$ C to T_{MIN} or T_{MAX} Unipolar Offset, $T_A = +25^{\circ}$ C to T_{MIN} or T_{MAX} Bipolar Zero, $T_A = +25^{\circ}$ C to T_{MIN} or T_{MAX}		12 17 17 17 17	±30 ±3 ±10			±15	ppm of FSR/°C ppm of FSR/°C ppm of FSR/°C ppm of FSR/°C	RTERS
CONVERSION SPEED Settling Time to ±0.01% of FSR for FSR Change (2kΩ 500pF Load, C With 10kΩ Feedback With 5kΩ Feedback For LSB Change Slew Rate	C _F = 0) 8	3 2 2	4 3		•	:	μs μs μs V/μs	DIGITAL-TO-ANALOG CONVERTERS
ANALOG OUTPUT Ranges ⁽⁴⁾ Output Current Output Impedance (DC) Short Circuit Current	±2.5, ±5	±5, ±10, +5 0.05	5, +10 40		•		v mA Ω mA	ALOG
REFERENCE OUTPUT	9.9 0.1	10 1	10.1	•	•	•	V mA	Z
POWER SUPPLY SENSITIVITY V _{CC} = +11.4 to +16.5VDC V _{EE} = -11.4 to -16.5VDC		5 5	10 10		•.	•	ppm of FS/% ppm of FS/%	-10-/
POWER SUPPLY REQUIREMENTS Ratge ⁽⁴⁾ Supply Current	±11.4	±12, ±15	±16.5		•	•	v v	TAL
+11.4 to +16.5VDC -11.4 to -16.5VDC		14 9	17 12		•	:	mA mA	D
TEMPERATURE RANGE Specification Operating Storage	0 40 65	-	+70 +85 +125	• •		•	ပံ ပံ	Δ

* Same as specification for DAC667JP.

ABSOLUTE MAXIMUM RATINGS

V _{CC} to Power Ground 0V to +18V
V _{EE} to Power Ground
Digital Inputs (Pins 11-15, 17-28) to Power Ground1V to +7V
Ref In to Reference Ground
Bipolar Offset to Reference Ground
10V Span Resistor to Reference Ground ±12V
20V Span Resistor to Reference Ground ±24V
Ref Out, VOUT (Pins 6, 9) Indefinite Short to Power Ground,
Momentary Short To V _{CC}
Power Dissipation 1000mW

TIMING SPECIFICATIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
tpc	Data Valid to End of CS	50	-	-	ns
tAC	Address Valid to End of CS	100	-	-	ns
tcp	CS Pulse Width	100	-	-	ns
t _{DH}	Data Hold Time	0	-	-	ns
t _{SETT}	Output Voltage Settling Time	-	2	4	μs

All models, $T_A = +25^{\circ}$ C, $V_{CC} = +12$ V or +15V, $V_{EE} = -12$ V or -15V.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

BURR-BROWN® BURR-BROWN IC Data Book — Data Conversion Products

3.47

For Immediate Assistance, Contact Your Local Salesperson


ELECTRICAL (CONT)


T_A = +25°C, ±12V. ±15V power supplies unless otherwise noted

	DAC667AH			DAC667BH				
PARAMETER	MIN	түр	MAX	MIN	TYP	MAX	UNITS	
DIGITAL INPUT Resolution Logic Levels (TTL Compatible, T_{MIN} to $T_{MAX}^{(1)}$ V_{H_1} (Logic 1) V_{H_2} (Logic 0) I_{H_1} ($V_{H_1} = 5.5V$) I_{H_2} ($V_{H_1} = 6.8V$)	+2 +0	3	12 +5.5 +0.8 10 5	:	•	•	Bits V V µA µA	
ACCURACY Linearity Error at +25°C T _A = T _{MRX} to T _{MAX} Differential Linearity Error at +25°C T _A = T _{MRX} to T _{MAX} Gain Error ⁽²⁾ Unipolar Offset Error ⁽²⁾ Bipolar Zero ⁽²⁾	Monote	$\pm 1/4$ $\pm 1/2$ $\pm 1/2$ onicity Guar ± 0.1 ± 1 ± 0.05	$\pm 1/2$ $\pm 3/4$ $\pm 3/4$ anteed ± 0.2 ± 2 ± 0.1		±1/8 ±1/4 ±1/4 •	±1/4 ±1/2 ±1/2	LSB LSB LSB So of FSR ⁽³⁾ LSB % of FSR	
DRIFT Differential Linearity Gain (Full Scale), $T_A = +25^{\circ}C$ to T_{MIN} or T_{MAX} Unipolar Offsat, $T_A = +25^{\circ}C$ to T_{MIN} or T_{MAX} Bipolar Zero, $T_A = +25^{\circ}C$ to T_{MIN} or T_{MAX}		22 12 12 12 12 13	±30 ±3 ±10			±15 •	ppm of FSR/°C ppm of FSR/°C ppm of FSR/°C ppm of FSR/°C	
CONVERSION SPEED Settling Time to $\pm 0.01\%$ of FSR for FSR Change (2k Ω 500pF Load) With 10k Ω Feedback With 5k Ω Feedback For LSB Change Slew Rate	8	3 2 2	4 3.,	•	•	•	μs μs μs V/μs	
ANALOG OUTPUT Ranges ⁽⁴⁾ Output Current Output Impedance (DC) Short Circuit Current	±2.5, ±5	±5, ±10, +5 0.05	5, +10 4 0	•	•		V mA Q mA	
REFERENCE OUTPUT External Current	9.9 0.1	10 1	10.1	:	:	•	V mA	
POWER SUPPLY SENSITIVITY V _{CC} = +11.4 to +16.5VDC V _{EE} = -11.4 to -16.5VDC		5 5	10 10		:	•	ppm of FS/% ppm of FS/%	
POWER SUPPLY REQUIREMENTS Rated Voltages Range ⁽⁴⁾ Supply Current +11.4 to +16.5VDC	±11.4	±12, ±15	±16.5	•	•	· :	v v mA	
-11.4 to -16.5VDC TEMPERATURE RANGE Specification Operating Storage	-25 -40 -65	9	12 +85 +85 +150	•			mA ° ° ° °	

* Same as specification for DAC667AH. NOTES: (1) The digital input specifications are 100% tested at +25°C and over the full temperature range. (2) Adjustable to zero. (3) FSR means full scale range and is 20V for ±10V range and 10V for the ±5V range. (4) ±10V full scale output can be achieved using ±11.4 supplies.

TIMING DIAGRAMS





3.48

Burr-Brown IC Data Book - Data Conversion Products

Or, Call Customer Service at 1-800-548-6132 (USA Only)

ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

MODEL	PACKAGE	PACKAGE DRAWING NUMBER
DAC667JP DAC667KP	28-Pin Plastic DIP 28-Pin Plastic DIP	215 215
DAC667AH	28LD Side-Brazed Ceramic DIP	149
DAC667BH	28LD Side-Brazed Ceramic DIP	149

PACKAGE INFORMATION(1)

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE (°C)	LINEARITY ERROR, max at 25°C	GAIN TC, max (ppm/°C)
DAC667JP	Plastic DIP	0 to +70	±1/2LSB	±30
DAC667KP	Plastic DIP	0 to +70	±1/4LSB	±15
DAC667AH	Ceramic DIP	25 to +85	±1/2LSB	±30
DAC667BH	Ceramic DIP	-25 to +85	±1/4LSB	±15

DISCUSSION OF SPECIFICATIONS

LINEARITY ERROR

Linearity error is defined as the deviation of the analog output from a straight line drawn between the end points (digital inputs all ones and all zeros). DAC667 linearity error is specified at $\pm 1/4$ LSB max at $\pm 25^{\circ}$ C for B and K grades, and $\pm 1/2$ LSB max for A and J grades.

DIFFERENTIAL LINEARITY ERROR

Differential linearity error (DLE) is the deviation from a 1LSB output change from one adjacent state to the next. A DLE specification of 1/2LSB means that the output step size can range from 1/2LSB to 3/2LSB when the digital input code changes from one code word to the adjacent code word. If the DLE is more positive than -1LSB, the D/A is said to be monotonic.

MONOTONICITY

A D/A converter is monotonic if the output either increases or remains the same for increasing digital input values. All grades of the DAC667 are monotonic over their specification temperature range.

DRIFT

Gain drift is a measure of the change in the full scale range (FSR) output over the specification temperature range. Gain drift is expressed in parts per million per degree Celsius (ppm/°C).

Unipolar offset drift is measured with a data input of 000_{HEX} . The D/A is configured for unipolar output. Unipolar offset drift is expressed in parts per million of full scale range per degree Celsius (ppm of FSR/°C).

Bipolar zero drift is measured with a data input of 800_{HEX} . The D/A is configured for bipolar output. Bipolar zero drift is expressed in parts per million of full scale range per degree Celsius (ppm of FSR/°C).

SETTLING TIME

Settling time is the total time (including slew time) for the output to settle to within an error band around its final value after a change in input. Three settling times are specified to $\pm 0.01\%$ of full scale range (FSR): two for FSR output changes of 20V (10k Ω feedback) and 10V (5k Ω feedback), and one for a 1LSB change. The 1LSB change is measured at the major carry (7FF_{HEX} to 800_{HEX}, and 800_{HEX} to 7FF_{HEX}), the input transition at which worst-case settling time occurs.

OPERATION

DAC667 is a monolithic integrated-circuit 12-bit D/A converter. It is complete with 12-bit D/A switches and ladder network, voltage reference, output amplifier and microprocessor bus interface as shown in the front-page diagram.

INTERFACE LOGIC

The bus interface logic of the DAC667 consists of four independently addressable latches in two ranks. The first rank consists of three four-bit input latches which can be loaded directly from a 4., 8., 12- or 16-bit microprocessor/microcontroller bus. These latches hold data temporarily while a complete 12-bit word is assembled before loading it into the second rank of latches. This double buffered organization prevents the generation of spurious analog output values while the complete word is being assembled.

Burr-Brown IC Data Book — Data Conversion Products

3.49

Ο

DAC667

Or, Call Customer Service at 1-800-548-6132 (USA Only)

ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

MODEL	PACKAGE	PACKAGE DRAWING NUMBER
DAC667JP DAC667KP	28-Pin Plastic DIP 28-Pin Plastic DIP	215 215
DAC667AH	28LD Side-Brazed Ceramic DIP	149
DAC667BH	28LD Side-Brazed Ceramic DIP	149

PACKAGE INFORMATION(1)

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE (°C)	LINEARITY ERROR, max at 25°C	GAIN TC, max (ppm/°C)
DAC667JP	Plastic DIP	0 to +70	±1/2LSB	±30
DAC667KP	Plastic DIP	0 to +70	±1/4LSB	±15
DAC667AH	Ceramic DIP	25 to +85	±1/2LSB	±30
DAC667BH	Ceramic DIP	-25 to +85	±1/4LSB	±15

DISCUSSION OF SPECIFICATIONS

LINEARITY ERROR

Linearity error is defined as the deviation of the analog output from a straight line drawn between the end points (digital inputs all ones and all zeros). DAC667 linearity error is specified at $\pm 1/4$ LSB max at $\pm 25^{\circ}$ C for B and K grades, and $\pm 1/2$ LSB max for A and J grades.

DIFFERENTIAL LINEARITY ERROR

Differential linearity error (DLE) is the deviation from a 1LSB output change from one adjacent state to the next. A DLE specification of 1/2LSB means that the output step size can range from 1/2LSB to 3/2LSB when the digital input code changes from one code word to the adjacent code word. If the DLE is more positive than -1LSB, the D/A is said to be monotonic.

MONOTONICITY

A D/A converter is monotonic if the output either increases or remains the same for increasing digital input values. All grades of the DAC667 are monotonic over their specification temperature range.

DRIFT

Gain drift is a measure of the change in the full scale range (FSR) output over the specification temperature range. Gain drift is expressed in parts per million per degree Celsius (ppm/°C).

Unipolar offset drift is measured with a data input of 000_{HEX} . The D/A is configured for unipolar output. Unipolar offset drift is expressed in parts per million of full scale range per degree Celsius (ppm of FSR/°C).

Bipolar zero drift is measured with a data input of 800_{HEX} . The D/A is configured for bipolar output. Bipolar zero drift is expressed in parts per million of full scale range per degree Celsius (ppm of FSR/°C).

SETTLING TIME

Settling time is the total time (including slew time) for the output to settle to within an error band around its final value after a change in input. Three settling times are specified to $\pm 0.01\%$ of full scale range (FSR): two for FSR output changes of 20V (10k Ω feedback) and 10V (5k Ω feedback), and one for a 1LSB change. The 1LSB change is measured at the major carry (7FF_{HEX} to 800_{HEX}, and 800_{HEX} to 7FF_{HEX}), the input transition at which worst-case settling time occurs.

OPERATION

DAC667 is a monolithic integrated-circuit 12-bit D/A converter. It is complete with 12-bit D/A switches and ladder network, voltage reference, output amplifier and microprocessor bus interface as shown in the front-page diagram.

INTERFACE LOGIC

The bus interface logic of the DAC667 consists of four independently addressable latches in two ranks. The first rank consists of three four-bit input latches which can be loaded directly from a 4., 8., 12- or 16-bit microprocessor/microcontroller bus. These latches hold data temporarily while a complete 12-bit word is assembled before loading it into the second rank of latches. This double buffered organization prevents the generation of spurious analog output values while the complete word is being assembled.

Burr-Brown IC Data Book — Data Conversion Products

3.49

Ο

DAC667




FIGURE 3. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

Gain Adjustment

For either unipolar or bipolar operation, apply the digital input that gives the maximum positive voltage output. Ad-just the gain potentiometer for this positive full scale voltage. See Table II for calibration values.

DIGITAL	ANALOG OUTPUT 0 to +5V 0 to +10V ±2.5V ±5V ±10V						
INPUT							
FFF _{HEX} 800 _{HEX} 7FF _{HEX} 000 _{HEX} 1LSB	+4.9987V +2.5000V +2.4987V 0.0000V 1.22mV	+9.9976V +5.0000V +4.9976V 0.0000V 2.44mV	+2.4987V 0.0000V -0.0013V -2.5000V 1.22mV	+4.9976V 0.0000V -0.0024V -5.0000V 2.44mV	+9.9951V 0.0000V -0.0049V -10.0000V 4.88mV		

TABLE II. Calibration Values.

SETTLING TIME PERFORMANCE

The switches, reference and output amplifier of the DAC667 are designed for optimum settling time performance (Figure 4). Figure 4a shows the full scale range step response, V_{OUT} -10V to +10V to -10V, for data input 000_{HEX} to FFF_{HEX} to 000_{HEX}. Figure 4b shows the settling time response at plus

DAC667


3

SH3

ERT

full scale (+10V) for an output transition from -10V to +10V. Figure 4c shows the settling time response at minus full scale (-10V) for an output transition from +10V to -10V. Figure 4d shows the major carry glitch response for input code transitions $7FF_{HEX}$ to 800_{HEX} and for 800_{HEX} to 7FF_{HEX}.


Unlike the Analog Devices AD667, the Burr-Brown DAC667 does not require an external capacitor ($C_t = 20 pF$) across R_{SPAN} to eliminate overshoot. Using the 20pF with the Burr-





Burr-Brown IC Data Book — Data Conversion Products

3.51



Brown DAC667 increases the settling time about one microsecond. The DAC667 settling time is specified at 7µs maximum. The AD667 is specified at 4µs maximum.

INSTALLATION

POWER SUPPLY CONNECTIONS

Note that the metal lid of the ceramic-packaged DAC667 is connected to $-V_{\rm EE}.$ Take care to avoid accidental short circuits in tightly spaced installations.

Power supply decoupling capacitors should be added as shown in Figure 5. Best settling performance occurs using a 1µF to 10µF tantalum capacitor at $-V_{EE}$. Applications with less critical settling time may be able to use 0.01µF at $-V_{EE}$ as well as at $+V_{CC}$. The capacitors should be located close to the DAC667 package.

DAC667 features separate digital and analog power supply returns to permit optimum connections for low noise and high speed performance. It is recommended that both power ground (pin 16) and analog ground (AGND, pin 5) be connected directly to a ground plane under the package. If a ground plane is not used, connect the AGND and power ground pins together close to the package. Since the reference point for V_{01T} and V_{REF01T} is the AGND pin, it is also important to connect the load directly to the AGND pin.

The change in current in the AGND pin due to an input data word change from 000_{HEX} to FFF_{HEX} is only ImA.

OUTPUT VOLTAGE SWING AND RANGE CONNECTIONS

The DAC667 output amplifier can provide $\pm 10V$ output swing while operating on $\pm 11.4V$ supplies. The Analog Devices AD667 requires a minimum of $\pm 12.5V$ to achieve an output swing of $\pm 10V$.

Internal scaling resistors provided in the DAC667 may be connected to produce bipolar output voltage ranges of $\pm 10V$, $\pm 5V$ or $\pm 2.5V$ or unipolar output voltage ranges of 0 to $\pm 5V$ or 0 to $\pm 10V$. Refer to Figures 6, 7 and 8. Connections for various output ranges are shown in Table III.

The internal feedback resistors $(5k\Omega)$ and the bipolar offset resistor $(9.95k\Omega)$ are trimmed to an absolute tolerance of about $\pm 10\%$.




FIGURE 6. Output Amplifier Voltage Range Scaling Circuit.


3.52

Burr-Brown IC Data Book - Data Conversion Products

Or, Call Customer	Service at 1-800-	548-6132	(USA Only)
-------------------	-------------------	----------	------------

OUTPUT RANGE	DIGITAL INPUT CODES	CONNECT PIN 9 TO	CONNECT PIN 1 TO	CONNECT PIN 2 TO	CONNECT PIN 4 TO
±10V	Offset Binary	1	9	NC	6 (Through 50Ω fixed or 100Ω trim resistor.)
±5V	Offset Binary	1 and 2	2 and 9	1 and 9	6 (Through 50Ω fixed or 100Ω trim resistor.)
±2.5V	Offset Binary	2	3	9	6 (Through 50Ω fixed or 100Ω trim resistor.)
0 to +10V	Straight Binary	1 and 2	2 and 9	1 and 9	5 (Or optional trim. See Figure 7.)
0 to +5V	Straight Binary	2	3	· 9	5 (Or optional trim. See Figure 7.)

TABLE III. Output Voltage Range Connections.









FIGURE 8. ±5V Bipolar Voltage Output.

MICROCOMPUTER BUS INTERFACING

8-BIT BUS INTERFACE

The DAC667 interfaces easily to 8-bit microprocessor systems of all types. The control logic makes possible the use of right- or left-justified data formats. Data formats for 8-bit buses are illustrated in Figure 9.

Burr-Brown IC Data Book — Data Conversion Products



-TO-ANALOG CONVERTERS

5

GITA

FIGURE 9. 12-Bit Data Formats for 8-Bit Systems:

Whenever a 12-bit D/A is loaded from an 8-bit bus, two bytes are required. If the software program considers the data to be a 12-bit binary fraction (between 0 and 4095/ 4096), the data is left-justified, with the eight most significant bits in one byte and the remaining bits in the upper half of another byte. Right-justified data calls for the eight least significant bits to occupy one byte, with the four most significant bits residing in the lower half of another byte, simplifying integer arithmetic.

Figure 10 shows an addressing scheme for use with a DAC-667 set up for left-justified data in an 8-bit system. The base address is decoded from the high-order address bits and the resultant active-low signal is applied to \overline{CS} . The two LSBs of the address bus are connected as shown to the DAC667 address inputs. The latches now reside in two consecutive locations, with location X01 loading the four LSBs and location X10 loading the eight MSBs and updating the output. Right-justified data can also be accommodated as shown in Figure 11. The DAC667 still occupies two adjacent locations in the processor's memory map. Location X01 loads the eight LSBs and location X10 loads the four MSBs and updates the output.

12- AND 16-BIT BUS INTERFACES

For operation with 12- and 16-bit buses, all four address lines (A0 through A3) are connected to logic 0, and the latch is enabled by \overline{CS} asserted low. The DAC667 thus occupies a single memory location.

This configuration uses the first and second rank registers simultaneously. The \overline{CS} input can be driven from an activelow decoded address. It should be noted that any data bus activity during the period when \overline{CS} is low will cause activity at the DAC667 output. If data is not guaranteed stable during this period, the second rank register can be used to provide double buffering. See Figure 12.

3.53








FIGURE 10. Left-Justified 8-Bit Bus Interface.









FIGURE 11. Right-Justified 8-Bit Bus Interface.



3.54