# National Semiconductor

## 54161/DM54161A/DM74161A DM54163A/DM74163A Synchronous 4-Bit Counters

#### **General Description**


These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 161A and 163A are 4-bit binary counters. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flipflops clocked simultaneously so that the outputs change coincident with each other when so instructed by the countenable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is. the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable input. Low-to-high transitions at the load input of the 161A and 163A are perfectly acceptable, regardless of the logic levels on the clock or enable inputs. The clear function for the 161A is asynchronous; and a low level at the clear input sets all four of the flip-flop outputs low, regardless of the levels of clock, load, or enable inputs. The clear function for the 163A is synchronous; and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to all low outputs. Low-to-high transitions at the clear input of the 163A are also permissible, regardless of the logic levels on the clock, enable, or load inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q<sub>A</sub> output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low-level transitions at the enable P or T inputs of the 161A through 163A may occur, regardless of the logic level on the clock.

#### Features

- Synchronously programmable
- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs
- Alternate Military/Aerospace device (54161) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.



#### Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54 and 54	-55°C to +125°C
DM74	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

#### **Recommended Operating Conditions**

Symbol	Parameter		DM54161A and 163A			DM74161A and 163A			Units
			Min	Nom	Max	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	v
VIH	High Level Input \	/oltage	2			2			v
VIL	Low Level Input V	oltage			0.8			0.8	v
юн	High Level Outpu	t Current			-0.8			-0.8	mA
IOL	Low Level Output	Current			16			16	mA
fCLK	Clock Frequency (Note 6)		0		25	0		25	MHz
tw Pulse Width	Clock	25			25			ns	
	(Note 6)	Clear	20			20			
t <sub>SU</sub> Setup Time (Note 6)	Data	20			20				
	Enable P	34			34			ns	
	Load	25			25			113	
		Clear (Note 5)	20			20			]
tн	Hold Time (Note 6)		0			0			ns
TA	Free Air Operatin	g Temperature	-55		125	0		70	°C

#### **Electrical Characteristics**

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min$ , $I_I = -12 mA$				-1.5	٧
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		v
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	v
l <sub>l</sub>	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
liH	High Level Input	V <sub>CC</sub> = Max	Enable T			80	
	Current	V <sub>I</sub> = 2.4V	Clock			80	μΑ
		Others			40		
IIL Low Level Input	Low Level Input V <sub>CC</sub> = Max	Enable T			-3.2		
	Current	V <sub>I</sub> = 0.4V	Clock			-3.2	mA
			Others			-1.6	

### **Electrical Characteristics**

Over recommended operating free air temperature range (unless otherwise noted) (Continued)

	6
Ĺ	N
	1
Ĺ	•
	6
l	ŵ
L	2

- ٦

Symbol	Parameter	Conditio	ons	Min	Typ (Note 1)	Max	Units
los	Short Circuit	V <sub>CC</sub> = Max	DM54	-20		-57	mA
	Output Current	(Note 2)	DM74	-20		-57	
Іссн	Supply Current	$V_{CC} = Max$	DM54		59	85	mA
	with Outputs High	(Note 3)	DM74		59	94	in a
ICCL	Supply Current	V <sub>CC</sub> = Max	DM54		63	91	mA
	with Outputs Low	(Note 4)	DM74		63	101	7

Note 1: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I<sub>CCH</sub> is measured with the LOAD high, then again with the LOAD low, with all inputs high and all outputs open.

Note 4: ICCL is measured with the CLOCK high, then again with the CLOCK input low, with all inputs low and all outputs open.


Note 5: Applies to '163A which has synchronous clear inputs.

Note 6:  $T_{A}$  = 25°C and  $V_{CC}$  = 5V.


## Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input)	$\mathbf{R}_{\mathbf{L}} = 400\Omega$	Units	
		To (Output)	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency		25		MHz
tPLH	Propagation Delay Time Low to High Level Output	Clock to Ripple Carry		27	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Ripple Carry		24	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock (Load High) to Q		20	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock (Load High) to Q		32	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock (Load Low) to Q		21	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock (Load Low) to Q		32	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Enable T to Ripple Carry		16	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Enable T to Ripple Carry		16	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clear (Note 7) to Q		36	ns

Note 7: Propagation delay for clearing is measured from the clear input for the 161A or from the clock input transition for the 163A.




4-162




#### Logic Diagrams (Continued)





TL/F/6551-5



Note A: The input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%, Z<sub>OUT</sub>  $\approx$  50 $\Omega$ . For 161A and 163A, t<sub>f</sub>  $\leq$  10 ns, t<sub>f</sub>  $\leq$  10 ns. Vary PRR to measure f<sub>MAX</sub>.

Note B: Outputs  $Q_D$  and carry are tested at  $t_{n+16}$  for 161A, 163A where  $t_n$  is the bit time when all outputs are low.

Note C: For 161A and 163A,  $V_{REF} = 1.5V$ .

#### 161A • 163A Parameter Measurement Information (Continued) Switching Time Waveforms 3.0V CLOCK INPUT VREF VREF VREF 161A 00 tw(CLOCK) 3.00 CLEAR INPUT V<sub>REF</sub> VREF VREF OV. <sup>t</sup>SETUP <sup>t</sup>w(clear) 3.0V LOAD V<sub>REF</sub> VREF 0V **t**SETUP 3.0V DATA INPUTS VREF V<sub>REF</sub> A, B, C AND D ον. t<sub>PHL</sub> t<sub>PLH</sub> VOH Q OUTPUTS VREF VREF 161A V<sub>OL</sub>-3.0V ENABLE P OR V<sub>REF</sub> V<sub>REF</sub> REF ENABLE T ٥٧. tSETUP рні <sup>t</sup>PLH V<sub>он</sub> CARRY V<sub>REF</sub> V<sub>REF</sub> V<sub>OL</sub>.

Note A: The input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%, Z<sub>OUT</sub>  $\approx$  50 $\Omega$ . For 161A and 163A, t<sub>r</sub>  $\leq$  10 ns, t<sub>f</sub>  $\leq$  10 ns. Vary PRR to measure f<sub>MAX</sub>.

PFF

VREF

VREF

V<sub>REF</sub>

(measure at  $t_{N+2}$  or  $t_{N+4}$ )

TL/F/6551-7

t<sub>PLH</sub>

t<sub>PLH</sub>

Note B: Enable P and enable T setup times are measured at  $t_{n\,+\,0}$ 

3.00

0٧

Vон

VOL

- <sup>t</sup>SETUP →

V<sub>REF</sub>

<sup>t</sup>PHL

t<sub>PHL</sub>

Note C: For 161A and 163A, V<sub>REF</sub> = 1.5V.

CLOCK INPUT

Q OUTPUTS

163A

163A