National Semiconductor

DM54181 Arithmetic Logic Unit/Function Generators

General Description

Connection Diagram

These arithmetic logic units (ALU)/function generators perform 16 binary arithmetic operations on two 4-bit words, as shown in Tables I and II. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (P and G) for the four bits in the package. When used in conjunction with the DM54S182 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown below illustrate how little time is required for addition of longer words, when full carry look-ahead is employed. The method of cascading 182 circuits with these ALU's to provide multi-level full carry look-ahead is illustrated under typical applications data for the DM54S182.

(Continued)





Features

- Arithmetic operating modes: Addition Subtraction Shift operand A one position Magnitude comparison Plus twelve other arithmetic operations
 Logic function modes:
- EXCLUSIVE-OR Comparator AND, NAND, OR, NOR Plus ten other logic operations
- Full look-ahead for high-speed operations on long words

Pin Designations

Designation	Pin Nos.	Function		
A3, A2, A1, A0	19, 21, 23, 2	Word A Inputs		
B3, B2, B1, B0	18, 20, 22, 1	Word B Inputs		
S3, S2, S1, S0	3, 4, 5, 6	Function-Select Inputs		
Cn	7	Inv. Carry Input		
М	8	Mode Control Input		
F3, F2, F1, F0	13, 11, 10, 9	Function Outputs		
A = B	14	Comparator Output		
Р	15	Carry Propagate Output		
Cn+4	16	Inv. Carry Output		
G	17	Carry Generate Output		
V _{CC}	24	Supply Voltage		
GND	12	Ground		

Number	Typical	Pack	age Count	Carry Method	
of Bits	Addition Times	Arithmetic/ Logic Units	Look Ahead Carry Generators	Between ALU's	
1 to 4	20 ns	1	0	None	
5 to 8	30 ns	2	0	Ripple	
9 to 16	30 ns	3 or 4	1	Full Look-Ahead	
17 to 64	50 ns	5 to 16	2 to 5	Full Look-Ahead	

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

7V
5.5V
5.5V
-55°C to +125°C
-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			Unite	
Symbol	Farameter	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	High Level Input Voltage	2			V
VIL	Low Level Input Voltage			0.8	V
V _{OH}	High Level Output Voltage (A = B Output)			5.5	v
lон	High Level Output Current (All Except A = B)			-800	μA
I _{OL}	Low Level Output Current			16	mA
T _A	Free Air Operating Temperature	55		125	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
Vi	Input Clamp Voltage	$V_{CC} = Min$, $I_I = -12 mA$				- 1.5	V
ICEX	High Level Output Current ($A = B$ Output)	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max, V_{IH} = Min$				250	μΑ
V _{OH}	High Level Output Voltage (All Except $A = B$)	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.4			v	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.4	v	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
ήн	High Level Input	V _{CC} = Max	Mode			40	
	Current	$V_{I} = 2.4V$	A or B			120	Δ
			S			160	μ.,
		Carry				200	
l _{IL}	Low Level Input	V _{CC} = Max	Mode			1.6	
	Current	$V_{I} = 0.4V$	A or B			-4.8	mA
			S			-6.4	
			Carry			-8	
los	Short Circuit Output Current (All Except $A = B$)	$V_{CC} = Max$ $V_{I} = 2.4V$		-20		-55	mA
Іссн	Supply Current with Outputs High	V _{CC} = Max (Note 3)			88	127	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max (Note 4)			92	135	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CCH} is measured with S0 through S3, M, and A inputs at 4.5V, all other inputs grounded and all outputs open.

Note 4: I_{CCL} is measured with S0 through S3 and M inputs at 4.5V, all other inputs grounded and all outputs open.

					DM5	4181		
Symbol	Parameter	From	To (Output)	Conditions	RL= 400Ω,	C _L = 15 pF	Unit	
		(Input)	(Output)		Min	Max		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	C.,	C-+4			18	ns	
tPHL	Propagation Delay Time, High-to-Low Level Output	On	0n - 4			19		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Any A	M = 0V, S0 = S3 = 4.5V			30	ns	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	or B		S1 = S2 = 0V (SUM mode)		33		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Any A	$C_{n} \pm 4$	M = 0V, S0 = S3 = 0V		30	ns	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	or B	οn τ τ	S1 = S2 = 4.5V (DIFF mode)		33		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Ga	Any F	M = 0V (SUM or		19	ns	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	01	, any i	DIFF mode)		18		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Any A	G	M = 0V, S0 = S3 = 4.5V		19	ns	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	or B	u u	S1 = S2 = 0V (SUM mode)		19		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Any A	G	M = 0V, S0 = S3 = 0V		20	ne	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	or B		S1 = S2 = 4.5V (DIFF mode)		25		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Any A	P	M = 0V, S0 = S3 = 4.5V		19	ne	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	or B		S1 = S2 = 0V (SUM mode)		25		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Any A	P	M = 0V, S0 = S3 = 0V		25	ne	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	or B	F	S1 = S2 = 4.5V (DIFF mode)		25	– ns	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	A _i or B _i	Fi	M = 0V, S0 = S3 = 4.5V		30		
^t PHL	Propagation Delay Time, High-to-Low Level Output			S1 = S2 = 0V (SUM mode)		30		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	A _i or B _i	Fi	M = 0V, S0 = S3 = 0V	- <u>201</u> 181 - 18 - 18	24		
tPHL	Propagation Delay Time, High-to-Low Level Output			S1 = S2 = 4.5V (DIFF mode)		24		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	A _i or B _i	Fi	M = 4.5V		28		
t _{PHL}	Propagation Delay Time, High-to-Low Level Output			(logic mode)		30		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Any A		M = 0V, S0 = S3 = 0V		40		
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	or B	A = R	S1 = S2 = 4.5V (DIFF mode)		40		

181

General Description (Continued)

If high speed is not important, a ripple-carry input (C_n) and a ripple-carry output (C_n +4) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

These circuits will accommodate active-high or active-low data, if the pin designations are interpreted as shown below. Subtraction is accomplished by 1's complement addition, where the 1's complement of the subtrahend is generated internally. The resultant output is A—B—1, which requires an end-around or forced carry to provide A—B.

The 181 can also be utilized as a comparator. The A = B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A = B). The ALU should be in the subtract mode with C_n = H when performing this comparison. The A = B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (C_n +4) can also be used to supply

relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

ALU SIGNAL DESIGNATIONS

The DM54181 can be used with the signal designations of either *Figure 1* or *Figure 2*.

The logic functions and arithmetic operations obtained with signal designations as in *Figure 1* are given in Table I; those obtained with the signal designations of *Figure 2* are given in Table II.

Pin Number	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-High Data (Table I)	A0	BO	A1	B1	A2	B2	A3	B3	FO	F1	F2	F3	⊡	$\overline{C}_n + 4$	х	Y
Active-Low Data (Table II)	Ā0	Β̈́ο	٦1	B1	Ā2	B2	Āз	Б З	F 0	F1	Ē2	F3	Cn	C _n +4	P	G

Input C _n	Output C _n +4	Active-High Data (Figure 1)	Active-Low Data (Figure 2)
н	н	A≤B	A≥B
н	L	A>B	A <b< td=""></b<>
L	н	A <b< td=""><td>A>B</td></b<>	A>B
L	L	A≥B	A≤B



181

	Sele	ction			Active High Data					
	UCIC	ouon		M = H	M = L; Arithi	metic Operations				
S3	S2	S1	S0	Logic Functions	C _n = H (no carry)	$C_n = L$ (with carry)				
L	L	L	L	$F = \overline{A}$	F = A	F = A Plus 1				
L	L	L	н	$F = \overline{A + B}$	F = A + B	F = (A + B) Plus 1				
L	L	н	L	F = ĀB	$F = A + \overline{B}$	$F = (A + \overline{B})$ Plus 1				
L	L	н	н	F = 0	F = Minus 1 (2's Compl)	F = Zero				
L	н	L	L	$F = \overline{AB}$	$F = A Plus A\overline{B}$	F = A Plus AB Plus 1				
L	н	Ł	н	F = B	$F = (A + B) Plus A\overline{B}$	$F = (A + B)$ Plus $A\overline{B}$ Plus 1				
L	н	н	L	F = A ⊕ B	F = A Minus B Minus 1	F = A Minus B				
L	н	н	н	$F = A\overline{B}$	F = AB Minus 1	$F = A\overline{B}$				
н	L	L	L	$F = \overline{A} + B$	F = A Plus AB	F = A Plus AB Plus 1				
н	L	L	н	F = A ⊕ B	F = A Plus B	F = A Plus B Plus 1				
н	L	н	L	F = B	$F = (A + \overline{B}) Plus AB$	$F = (A + \overline{B})$ Plus AB Plus 1				
н	L	н	н	F = AB	F = AB Minus 1	F = AB				
н	н	L	L	F == 1	F = A Plus A*	F = A Plus A Plus 1				
н	н	L	н	$F = A + \overline{B}$	F = (A + B) Plus A	F = (A + B) Plus A Plus 1				
н	н	н	L	F = A + B	$F = (A + \overline{B}) Plus A$	$F = (A + \overline{B})$ Plus A Plus 1				
н	н	н	н	F = A	F = A Mínus 1	F = A				

*Each bit is shifted to the next more significant position.

General Description (Continued)

TABLE II

	Sele	ection		Active Low Data					
				M = H		M = L; Arith	metic Operatio	ns	
S 3	S2	S1	SO	Logic Functions	C _n =	L (no carry)	C _n = I	H (with carry)	
L	L	. L	L $F = \overline{A}$ $F = A$ Minus 1 $F = A$				F = A		
L	L	L	н	$F = \overline{AB}$	F = AB	Minus 1	F = AB		
L	L	н	L	$F = \overline{A} + B$	F = AB	Minus 1	$F = A\overline{B}$		
L	L	н	ні	F == 1	F = Min	us 1 (2's Compl)	F = Zero		
L	н	L	L	$F = \overline{A + B}$	F = A P	lus (A + B)	F = A Plus	s (A + B) Plus 1	
L	н	L	н	$F = \overline{B}$	F = AB	Plus (A + B)	F = AB PI	us (A + B) Plus 1	
L	н	н	L	$F = \overline{A \oplus B}$	F = AN	linus B Minus 1	F = A Minus B		
L	н	н	н ($F = A + \overline{B}$	$F = A + \overline{B}$ $F = (A + \overline{B})$ Plus 1				
н	Ĺ	L	L	F = ĀB	$F = A Plus (A + B) \qquad F = A Plus (A + B)$				
н	L	L	н	F = A ⊕ B	F = A P	= A Plus B F = A Plus B Plus 1			
н	L	н	L	F = B	$F = A\overline{B}$	Plus (A + B)	F = AB PI	us (A + B) Plus 1	
н	L	н	н	F = A + B	F = A +	- B	F = (A + B) Plus 1		
н	н	L	L	F = 0	F = A P	lus A*	F = A Plu	s A Plus 1	
н	н	L	н ($F = A\overline{B}$	F = AB	Plus A	F = AB PI	us A Plus 1	
н	н	н	L	F = AB	$F = A\overline{B}$	Plus A	$F = A\overline{B} Plu$	us A Plus 1	
н	н	н	ні	F = A	F = A		F = A Plu	s 1	
*Each bit i	is shifted to t	he next more si	gnificant position						
Para	meter	Measur	ement l	nformatio	n				
				Logic M	lode Test Tab	le			
			Function	n Inputs: S1 =	S2 = M = 4.8	5V, S0 = S3 = OV			
Param	eter	Input Under	Othe Sar	er Input ne Bit	Other	Other Data Inputs		Output	
. urunn		Test	Apply	Apply	Apply	Apply	Test	Waveform	

	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveronni
tPLH	Ai	Bi	None	None	Remaining	Fi	Out-of-Phase
t _{PHL}		-1			A and B, C _n		
tPLH	Bi	A;	None	None	Remaining	F:	Out-of-Phase
tPHL		.,			A and B, C _n		

$\label{eq:sum} \overrightarrow{\text{SUM}} \mbox{ Mode Test Table} \\ \mbox{Function Inputs: $S0 = $S3 = 4.5V, $S1 = $S2 = $M = 0V$} \\$

Paramotor	Input Under Test	Other Sam	Input e Bit	Other Da	ata Inputs	Output Under	Output Waveform	
i arameter		Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test		
tPLH	Ai	Bi	None	Remaining	Cn	Fi	In-Phase	
t _{PHL}		-1		A and B				
tPLH	B:	A:	None	Remaining	Ca	Fi	In-Phase	
t _{PHL}	21		Home	A and B	-11	•1		
t _{PLH}	А:	B:	None	None	Remaining	Р	In-Phase	
t _{PHL}	~		Hono	110110	A and B, C _n		in-i nase	
t _{PLH}	B:	Δ:	None	None	Remaining	Р	In-Phase	
t _{PHL}					A and B, C _n			

Parameter Measurement Information (Continued)

$\overline{\text{SUM}} \text{ Mode Test Table}$ Function Inputs: S0 = S3 = 4.5V, S1 = S2 = M = 0V (Continued)

Parameter	Input Under Test	Other Input Same Bit		Other Data Inputs		Output	Output
		Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
t _{PLH}	A _i	None	B _i	Remaining B	Remaining A, C _n	G	In-Phase
t _{PHL}							
t _{PLH}	Bi	None	A _i	Remaining B	Remaining A, C _n	G	In-Phase
t _{PHL}							
t _{PLH}	Cn	None	Nonə	All A	Ali B	Any F or C _n +4	In-Phase
t _{PHL}							
t _{PLH}	Ai	None	Bi	Remaining B	Remaining A, C _n	C _n +4	Out-of-Phase
tPHL							
t _{PLH}	Bi	None	A _i	Remaining B	Remaining A, C _n	C _n +4	Out-of-Phase
t _{PHL}							

$\label{eq:DIFF} \begin{array}{l} \hline \textbf{DIFF} \mbox{ Mode Test Table} \\ \hline \textbf{Function Inputs: S1 = S2 = 4.5V, S0 = S3 = M = 0V} \end{array}$

Parameter	Input Under Test	Other Input Same Bit		Other Data Inputs		Output	Output
		Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
tPLH	A _i	None	Bi	Remaining A	Remaining B, C _n	Fi	In-Phase
t _{PHL}							
t _{PLH}	Bi	A _i	None	Remaining A	Remaining B, C _n	Fi	Out-of-Phase
t _{PHL}							
t _{PLH}	A _i	None	Bi	None	Remaining A and B, C _n	Р	In-Phase
t _{PHL}							
t _{PLH}	Bi	Ai	None	None	Remaining A and B, C _n	Р	Out-of-Phase
t _{PHL}							
t _{PLH}	Ai	Bi	None	None	Remaining A and B, C _n	G	In-Phase
t _{PHL}							
t _{PLH}	- B _i	None	Aj	None	Remaining A and B, C _n	G	Out-of-Phase
t _{PHL}							
t _{PLH}	Ai	None	Bi	Remaining A	Remaining B, C _n	A = B	In-Phase
tPHL							
t _{PLH}	Bi	Ai	None	Remaining A	Remaining B, C _n	A = B	Out-of-Phase
t _{PHL}							
t _{PLH}	- C _n	None	None	All A and B	None	C _n +4 or any F	In-Phase
t _{PHL}							
t _{PLH}	– A _i	Bi	None	None	Remaining A, B, C _n	C _n +4	Out-of-Phase
t _{PHL}							
^t PLH	– Bi	None	A _i	None	Remaining A, B, C _n	C _n +4	In-Phase
t _{PHL}							

181

