

DM54LS107A/DM74LS107A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs


General Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. The data on the J

and K inputs may change while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the clear input will reset the outputs regardless of the logic levels of the other inputs.

Connection Diagram

Dual-In-Line Package



TL/F/6367-1

Order Number DM54LS107AJ, DM54LS107AW, DM74LS107AM or DM74LS107AN See NS Package Number J14A, M14A, N14A or W14B

Function Table

	Input	Outputs				
CLR	CLK	J	К	Q	Q	
L	Х	X	Х	L	Н	
н	↓	L	L	Q ₀	\overline{Q}_{0}	
Н	↓	Н	L	Н	L	
Н	↓	L	н	L	H	
Н	1	Н	н	Toggle		
Н	Н	X	X	Q ₀	\overline{Q}_0	

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

↓ = Negative going edge of pulse.

Q₀ = The output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		D	M54LS107	Ά	DM74LS107A			Units
			Min	Nom	Max	Min	Nom	Max	Office
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input	Voltage	2			2			٧
V _{IL}	Low Level Input	Voltage			0.7			0.8	٧
Юн	High Level Outp	ut Current	1		-0.4			-0.4	mA
loL	Low Level Outpo	ut Current			4			8	mA
fCLK	Clock Frequency (Note 2)		0		30	0		30	MHz
fclk	Clock Frequency (Note 3)		0		25	0		25	MHz
t _W	Pulse Width (Note 2)	Clock High	20			20			ns
		Clear Low	25			25			
t _W	Pulse Width	Clock High	25			25			ns
	(Note 3)	Clear Low	30			30			115
t _{SU}	Setup Time (Notes 1 & 2)		20↓			20↓			ns
tsu	Setup Time (Notes 1 & 3)		25↓			25↓			ns
t _H	Hold Time (Notes 1 & 2)		01			01			ns
tн	Hold Time (Notes 1 & 3)		5↓			5↓			ns
TA	Free Air Operati	ng Temperature	-55		125	0		70	°C

Note 1: The symbol (\downarrow) indicates the falling edge of the clock pulse is used for reference.

Note 2: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5V$.

Note 3: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_{l} = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$	DM54		0.25	0.4	V
Vol	Voltage		DM74		0.35	0.5	
	2	I _{OL} = 4mA, V _{CC} = Min	DM74		0.25	0.4	
lį	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	J, K			0.1	mA
	Input Voltage		Clear			0.3	
			Clock			0.4	

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
lін	High Level Input Current	$V_{CC} = Max$ $V_{I} = 2.7V$	J, K			20	μΑ
			Clear			60	
			Clock			80	
l _{IL}	Low Level Input Current	$V_{CC} = Max$ $V_{I} = 0.4V$	J, K			-0.4	mA
			Clear			-0.8	
			Clock			-0.8	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	DM54	-20		-100	mA
			DM74	-20		-100	111/1
Icc	Supply Current	V _{CC} = Max (Note 3)			4	6	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	From (Input) To (Output)					
			C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		30		25		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Preset to Q		20		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to Q		20		28	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		20		24	ns
^t PHL	Propagation Delay Time High to Low Level Output	Clear to Q		20		28	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or Q		20		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q		20		28	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where $V_O = 2.25V$ and 2.125V for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.

Note 3: With all inputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement the clock is grounded.