# National Semiconductor

# 54LS164/DM54LS164/DM74LS164 8-Bit Serial In/Parallel Out Shift Registers

#### **General Description**


These 8-bit shift registers feature gated serial inputs and an asynchronous clear. A low logic level at either input inhibits entry of the new data, and resets the first flip-flop to the low level at the next clock pulse, thus providing complete control over incoming data. A high logic level on either input enables the other input, which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup and hold time requirements will be entered. Clocking occurs on the low-to-high level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.

#### **Features**

- Gated (enable/disable) serial inputs
- Fully buffered clock and serial inputs
- Asynchronous clear
- Typical clock frequency 36 MHz
- Typical power dissipation 80 mW
- Alternate Military/Aerospace device (54LS164) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

#### **Connection Diagram**

#### Dual-In-Line Package



TI /F/6398-1

Order Number 54LS164DMQB, 54LS164FMQB, 54LS164LMQB, DM54LS164J, DM54LS164W, DM74LS164M or DM74LS164N See NS Package Number E20A, J14A, M14A, N14A or W14B

#### **Function Table**

Inputs				Outputs				
Clear	Clock	Α	В	QA	QB		Q <sub>H</sub>	
L	Х	Х	Х	L	L		L	
Н	L	Х	Χ	Q <sub>A0</sub>	$Q_{B0}$		$Q_{H0}$	
Н	1	Н	Н	Н	$Q_{An}$	***	$Q_{Gn}$	
Н	1	L	Χ	L	$Q_{An}$		$Q_{Gn}$	
Н	1	Х	L	L	$Q_{An}$		$Q_{Gn}$	

H = High Level (steady state), L = Low Level (steady state)


X = Don't Care (any input, including transitions)

↑ = Transition from low to high level

 $Q_{A0}$ ,  $Q_{B0}$ ,  $Q_{H0}$  = The level of  $Q_{A}$ ,  $Q_{B}$ , or  $Q_{H}$ , respectively, before the indicated steady-state input conditions were established.

QAn, QGn = The level of QA or QG before the most recent ↑ transition of the clock; indicates a one-bit shift.

### **Logic Diagram**



TL/F/6398-2

#### **Absolute Maximum Ratings (Note)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" tables will define the conditions for actual device operation.

#### **Recommended Operating Conditions**

Symbol	Parameter			DM54LS164			DM74LS164		
Symbol			Min	Nom	Max	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage	Supply Voltage		5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Vo	ltage	2			2			V
V <sub>IL</sub>	Low Level Input Voltage				0.7			0.8	٧
Іон	High Level Output Current				-0.4			-0.4	mA
l <sub>OL</sub>	Low Level Output Current			t	4			8	mA
f <sub>CLK</sub>	Clock Frequency (Note 4)		0		25	0		25	MHz
t <sub>W</sub>	t <sub>W</sub> Pulse Width (Note 4)	Clock	20			20			ns
		Clear	20			20			
tsu	Data Setup Time (Note 4)		17			17			ns
t <sub>H</sub>	Data Hold Time (Note 4)		5			5			ns
t <sub>REL</sub>	Clear Release Time (Note 4)		30			30			ns
T <sub>A</sub>	Free Air Operating Temperature		-55		125	0		70	°C

## Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	٧
V <sub>OH</sub> High Level Output	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max	DM54	2.5	3.4		V	
	Voltage	V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	DM74	2.7	3.4		٧
V <sub>OL</sub> Low Level ( Voltage	Low Level Output	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max	DM54		0.25	0.4	V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	
		I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = Min	DM74		0.25	0.4	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
I <sub>IL</sub>	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los Short Circuit	Short Circuit	V <sub>CC</sub> = Max (Note 2)	DM54	-20		-100	mA
	Output Current		DM74	-20		-100	IIIA
lcc	Supply Current	V <sub>CC</sub> = Max (Note 3)			16	27	mA

Note 1: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 3: ICC is measured with all outputs open, the SERIAL input grounded, the CLOCK input at 2.4V, and a momentary ground, then 4.5V, applied to the CLEAR input.

Note 4:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

# **Switching Characteristics** at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol		From (Input) To (Output)					
	Parameter		C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF		Units
			Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency		25				MHz
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Output		27		30	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Output		32		40	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clear to Output		36		45	ns

# **Timing Diagram**



TL/F/6398-3