National Semiconductor

DM54S195/DM74S195 4-Bit Parallel Access Shift Registers

General Description

S195

These 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input, and a direct overriding clear. All inputs are buffered to lower the input drive requirements. The registers have two modes of operation:

Parallel (broadside) load

Shift (in the direction QA toward QD)

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the J- \overline{K} inputs. These inputs permit the first stage to perform as a J- \overline{K} , D, or T-type flip-flop as shown in the truth table.

The high-performance S195, with a 105 MHz typical shift frequency, is particularly attractive for very high-speed data processing systems. In most cases existing systems can be upgraded merely by using this Schottky-clamped shift register.

Features

- Synchronous parallel load
- Positive-edge-triggered clocking
- Parallel inputs and outputs from each flip-flop
- Direct overriding clear
- J and K inputs to first stage
- Complementary outputs from last stage
- For use in high-performance: accumulators/processors serial-to-parallel, parallel-to-serial converters
- Typical clock frequency 105 MHz
- Typical power dissipation 350 mW



Connection Diagram

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54S	-55°C to +125°C
DM74S	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54S195		DM74S195			Unite	
Symbol	Falaneter	Min	Nom	Max	Min	Nom	Max	Onits	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
VIH	High Level Input Voltage	2			2			V	
VIL	Low Level Input Voltage				0.8			0.8	V
IOH	High Level Output Curren			-1			-1	mA	
IOL	Low Level Output Current			20			20	mA	
fCLK	Clock Frequency (Note 1)	0	105	70	0	105	70	MHz	
fCLK	Clock Frequency (Note 2)		0	90	60	0	90	60	MHz
tw	Pulse Width (Note 3)	Clock	7			7			ns
		Clear	12			12			
t _{SU}	Setup Time (Note 3)	Shift/Load	11			11			ns
		Data	5			5			
t _H	Data Hold Time (Note 3)	3			3			ns	
tREL	Shift/Load Release Time (Note 3)		6			6			ns
	Clear Release Time (Note	9			9				
TA	Free Air Operating Tempe	-55		125	0		70	°C	

Note 1: C_L = 15 pF, R_L = 280 $\Omega,$ T_A = 25°C and V_{CC} = 5V.

Note 2: C_L = 50 pF, R_L = 280 Ω , T_A = 25 $^{\circ}C$ and V_{CC} = 5V.

Note 3: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 4)	Мах	Units
Vi	Input Clamp Voltage	$V_{CC} = Min$, $I_I = -18 mA$				-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5	3.4		v
		$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	v
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
IIH	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				50	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 5)	DM74	-40		-100	
Icc	Supply Current	V _{CC} = Max (Note 6)			70	109	mA

Note 4: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: With all inputs open, SHIFT/LOAD grounded, and 4.5V applied to the J, K, and data inputs, I_{CC} is measured by applying a momentary ground, then 4.5V to the CLEAR and then applying a momentary ground then 4.5V to the CLOCK.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load) $R_L = 280\Omega$ From (Input) $C_L = 15 \, pF$ Symbol Parameter $C_L = 50 \, pF$ Units To (Output) Min Max Min Max f_{MAX} Maximum Clock 70 60 MHz Frequency **Propagation Delay Time** Clock to **t**PLH 12 15 ns Low to High Level Output Any Q Clock to **t**PHL **Propagation Delay Time** 16.5 20 ns High to Low Level Output Any Q **Propagation Delay Time** Clear to t_{PHL} 18.5 23 ns High to Low Level Output Any Q

Function Table

Inputs								Outputs					
Clear Shift Loa	Shift/	Clock	Ser	ial	Parallel				0.	0-	0-	0-	<u>ō</u> -
	Load		J	ĸ	Α	в	С	D	ЧA	ЧB		νD	~D
L	x	Х	х	Х	х	х	х	Х	L	L	L	L	н
н	L	↑	х	х	a	b	с	d	а	b	с	d	d
н	н	L	х	X	X	х	X	х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}	\overline{Q}_{D0}
н	н	1	L	н	x	х	х	х	Q _{A0}	Q _{A0}	Q _{Bn}	Q _{Cn}	Q _{Cn}
н	н	1	L	L	X	х	X	х	L	Q _{An}	Q _{Bn}	Q _{Cn}	Q _{Cn}
н	н	1	н	н	X	х	X	X	н	Q _{An}	Q _{Bn}	Q _{Cn}	Q _{Cn}
н	н	1	н	L	X	х	X	X	Q _{An}	Q _{An}	Q _{Bn}	Q _{Cn}	QCn

H = High Level (steady state), L = Low Level (steady state), X = Don't Care (any input, including transitions)

 \uparrow = Transition from low to high level

a, b, c, d = The level of steady state input at A, B, C, or D, respectively.

QA0, QB0, QC0, QD0 = The level of QA, QB, QC, or QD, respectively, before the indicated steady state input conditions were established.

 Q_{An} , Q_{Bn} , Q_{Cn} = The level of Q_A , Q_B , Q_C , respectively, before the most recent transition of the clock.

Logic Diagram



