National Semiconductor

DM7136 6-Bit Unified Bus Comparator with Open-Collector Outputs

General Description

The DM7136 compares two binary words of two-to-six bits in length and indicates matching (bit-for-bit) of the two words. Inputs for one word are 54/74 series-compatible TTL inputs, whereas those of the second word are high-impedance receivers driven by a terminated data bus. These bus inputs include 0.65V typical hysteresis which provides 1.4V noise immunity. The DM7136 has open-collector outputs which go to the high state upon equality and is expandable to n bits by collector-ORing. The device has an output latch which is strobe controlled.

The transfer of information to the output occurs when the STROBE input goes from a logic "1" to a logic "0" state. Inputs may be changed while the STROBE is at the logic "1" level, without affecting the state of the output. These devices are useful as address comparators in computer systems utilizing unified data bus organization.


Features

- Low bus input current 15 µA typ
- High bus input noise immunity 1.4V typ

TL/F/6577~1

- Bus inputs comply with IEEE 488-1975
- TTL-compatible output
- Output latch provision

Connection Diagram



Order Number DM7136J or DM7136W See NS Package Number J16A or W16A

Function Table

Condition	STROBE	Output
Condition	UTHODE	DM71/8136
T = B, T ≠ B	н	Q _{N-1} *
T = B	L	н
T ≠ B	L	L

*Latched in previous state.

H = High Logic Level

L = Low Logic Level

7136

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 7V

Input Voltage	5.5V
Operating Free Air Temperature Range	
DM71	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM7136			Units
		Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{T+}	Positive-Going Input Threshold Voltage for Bus Inputs (Note 1)	1.4	1.75	2	v
V _T -	Negative-Going Input Threshold Voltage for Bus Inputs (Note 1)	0.9	1.1	1.35	v
V _{IH}	High Level Input Voltage for TTL and Strobe Inputs	2			.v
V _{IL}	Low Level Input Voltage for TTL and Strobe Inputs			0.8	v
V _{OH}	High Level Output Voltage			5.5	v
I _{OL}	Low Level Output Current			16	mA
T _A	Free Air Operating Temperature	-55		125	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	v
ICEX	High Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max, V_{IH} = Min$				250	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.4	v
II Input Current @ Max Input Voltage	$V_{CC} = Max$ $V_I = 5.5V$	TTL			1	mA	
		Strobe			2		
Iн	I _{IH} High Level Input Current	5	TTL			40	μΑ
			Strobe			80	
I _{IL} Low Level Input Current	$V_{CC} = Max$ $V_1 = 0.4V$	TTL			-1.6	mA	
		Strobe			-2.4		
I _{IN} Bus Input Current	$V_{I} = 4V$	V _{CC} = Max		15	50	μΑ	
			$V_{CC} = 0V$		1	50	pur c
lcc	Supply Current	V _{CC} = Max (Note 3)			50	74	mA


Note 1: $V_{CC} = 5V$.

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 3: I_{CC} is measured with all inputs grounded and all outputs open.

Symbol	Parameter	From (Input) To (Output)	$R_{L} = 400\Omega$ $C_{L} = 15 \text{pF}$		Units
			Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output	TTL to Output		30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	TTL to Output		30	ns
^t PLH	Propagation Delay Time Low to High Level Output	Bus to Output		45	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Bus to Output		45	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Strobe to Output		30	ns
tphL	Propagation Delay Time High to Low Level Output	Strobe to Output		.30	ns

Logic Diagram



TL/F/6577-2