



# 54165/DM74165


## 8-Bit Parallel-to-Serial Converter

### General Description

The '165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage. Parallel inputting occurs asynchronously when the Parallel Load (PL) input is LOW. With PL HIGH, serial shifting occurs on


the rising edge of the clock; new data enters via the Serial Data (Ds) input. The 2-input OR clock can be used to combine two independent clock sources, or one input can act as an active LOW clock enable.

### Connection Diagram



TL/F/9782-1

### Logic Symbol



V<sub>CC</sub> = Pin 16  
GND = Pin 8

Order Number 54165DMQB, 54165FMQB or DM74165N  
See NS Package Number J16A, N16E or W16A

Pin Names	Description
CP1, CP2	Clock Pulse Inputs (Active Rising Edge)
D <sub>S</sub>	Serial Data Input
PL	Asynchronous Parallel Load Input (Active LOW)
P0-P7	Parallel Data Inputs
Q7	Serial Output from Last Stage
Q̄7	Complementary Output

## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
54	-55°C to +125°C
DM74	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Recommended Operating Conditions

Symbol	Parameter	54165			DM74165			Units
		Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage	2			2			V
V <sub>IL</sub>	Low Level Input Voltage			0.8			0.8	V
I <sub>OH</sub>	High Level Output Current			-0.8			-0.8	mA
I <sub>OL</sub>	Low Level Output Current			16			16	mA
T <sub>A</sub>	Free Air Operating Temperature	-55		125	0		70	°C
t <sub>s(H)</sub> t <sub>s(L)</sub>	Setup Time HIGH or LOW P <sub>n</sub> to P̄L	10 10			10 10			ns
t <sub>h(H)</sub> t <sub>h(L)</sub>	Hold Time HIGH or LOW P <sub>n</sub> to P̄L	10 10			0 0			ns
t <sub>s(H)</sub> t <sub>s(L)</sub>	Setup Time HIGH or LOW D <sub>S</sub> to CP <sub>n</sub>	20 20			20 20			ns
t <sub>h(H)</sub> t <sub>h(L)</sub>	Hold Time HIGH or LOW D <sub>S</sub> to CP <sub>n</sub>	0 0			0 0			ns
t <sub>s(H)</sub>	Setup Time HIGH CP <sub>1</sub> to CP <sub>2</sub> or CP <sub>2</sub> to CP <sub>1</sub>	30			30			ns
t <sub>w(H)</sub>	CP <sub>n</sub> Pulse Width HIGH	25			25			ns
t <sub>w(L)</sub>	P̄L Pulse Width LOW	15			15			ns
t <sub>rec</sub>	Recovery Time, P̄L to CP <sub>n</sub>	45			45			ns

## Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = -12 mA			-1.5	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max, V <sub>IL</sub> = Max	2.4	3.4		V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = Min		0.2	0.4	V
I <sub>I</sub>	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V			1	mA
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.4V	P̄L		80	μA
			Inputs		40	
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V	P̄L		-3.2	mA
			Inputs		-1.6	
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)	54	-20	-55	mA
			DM74	-18	-55	
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max, P̄L = ▲, CP <sub>n</sub> = ▼, CP <sub>1</sub> , CP <sub>2</sub> = 4.5V			63	mA

## Switching Characteristics

$V_{CC} = +5.0V$ ,  $T_A = +25^\circ C$  (See Section 1 for waveforms and load configurations)

Symbol	Parameter	$C_L = 15 \text{ pF}$ $R_L = 400\Omega$		Units
		Min	Max	
$f_{max}$	Maximum Clock Frequency	20		MHz
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{PL}$ to $Q_7$ or $\overline{Q}_7$		31 40	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $CP_1$ to $Q_7$ or $\overline{Q}_7$		24 31	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $P_7$ to $Q_7$		17 36	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $P_7$ to $\overline{Q}_7$		27 27	ns

Note 1: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ .

Note 2: Not more than one output should be shorted at a time.

## Functional Description

The '165 contains eight clocked master/slave RS flip-flops connected as a shift register with auxiliary gating to provide overriding asynchronous parallel entry. Parallel data enters when the  $\overline{PL}$  signal is LOW. The parallel data can change while  $\overline{PL}$  is LOW provided that the recommended setup and hold times are observed.

For clocked operation,  $\overline{PL}$  must be HIGH. The two clock inputs perform identically; one can be used as a clock inhibit

by applying a HIGH signal. To avoid double clocking, however, the inhibit signal should only go HIGH while the clock is HIGH. Otherwise, the rising inhibit signal will cause the same response as a rising clock edge. The flip-flops are edge-triggered for serial operations. The serial input data can change at any time, provided only that the recommended setup and hold times are observed, with respect to the rising edge of the clock.

## Truth Table

$\overline{PL}$	CP		Contents							Response	
	1	2	$Q_0$	$Q_1$	$Q_2$	$Q_3$	$Q_4$	$Q_5$	$Q_6$	$Q_7$	
L	X	X	$P_0$	$P_1$	$P_2$	$P_3$	$P_4$	$P_5$	$P_6$	$P_7$	Parallel Entry
H	L	/	$D_S$	$Q_0$	$Q_1$	$Q_2$	$Q_3$	$Q_4$	$Q_5$	$Q_6$	Right Shift
H	H	/	$Q_0$	$Q_1$	$Q_2$	$Q_3$	$Q_4$	$Q_5$	$Q_6$	$Q_7$	No Change
H	/	L	$D_S$	$Q_0$	$Q_1$	$Q_2$	$Q_3$	$Q_4$	$Q_5$	$Q_6$	Right Shift
H	/	H	$Q_0$	$Q_1$	$Q_2$	$Q_3$	$Q_4$	$Q_5$	$Q_6$	$Q_7$	No Change


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

/ = Positive Rising Edge

## Logic Diagram



TL/F/9782-3