
# 5497/DM7497 Synchronous Modulo-64 Bit Rate Multiplier

## **General Description**

97

The '97 contains a synchronous 6-stage binary counter and six decoding gates that serve to gate the clock through to the output at a sub-multiple of the input frequency. The output pulse rate, relative to the clock frequency, is determined by signals applied to the Select (S0–S5) inputs. Both true and complement outputs are available, along with an enable input for each. A Count Enable input and a Terminal Count output are provided for cascading two or more packages. An asynchronous Master Reset input prevents counting and resets the counter.



Pin Names	Description
S0-S5	Rate Select Inputs
Ēz	Oz Enable Input (Active LOW)
EY	O <sub>Y</sub> Enable Input
CE	Count Enable Input (Active LOW)
CP	Clock Pulse Input (Active Rising Edge)
MR	Asynchronous Master Reset Input (Active HIGH)
ōz	Gated Clock Output (Active LOW)
Oy TC	Complement Output (Active HIGH)
TĊ	Terminal Count Output (Active LOW)

ria Ormahad

\$5

TC 0-7

TL/F/9780-2

#### Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
54	-55°C to +125°C
DM74	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for acutual device operation.

### **Recommended Operating Conditions**

Symbol	Parameter		5497			Units		
	rarameter	Min	Nom	Max	Min	Nom	Max	Onits
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	4.75	5	5.25	v
VIH	High Level Input Voltage	2			2			v
V <sub>iL</sub>	Low Level Input Voltage			0.8			0.8	v
ЮН	High Level Output Current			-0.4			-0.4	mA
IOL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t <sub>s</sub> (L)	Setup Time LOW, CE to CP Rising	25			25			ns
t <sub>h</sub> (H)	Hold Time HIGH, CE to CP Rising	0			0			ns
t <sub>h</sub> (L)	Hold Time LOW, CE to CP Falling	0			0			ns
t <sub>w</sub> (H)	CP Pulse Width HIGH	20			20			ns
t <sub>w</sub> (L)	CP Pulse Width LOW	20						ns
t <sub>w</sub> (H)	MR Pulse Width HIGH	15			15			ns


#### Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted)


Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 mA$				-1.5	v
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max$		2.4	3.4		v
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max, V_{IH} = Min$			0.2	0.4	v
ų	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$	DM74			40	μΑ
		Clock Inputs	54			80	
Ι <sub>ΙL</sub>	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	DM74			-1.6	mA
		Clock Inputs	54			-3.2	
los	Short Circuit	V <sub>CC</sub> = Max	54	-20		-55	mA
	Output Current	(Note 2)	DM74	18		-55	
Icc	Supply Current With Outputs High	V <sub>CC</sub> = Max				120	mA

Symboi		54	497	DM	7497	
	Parameter		15 pF 400Ω	C <sub>L</sub> = R <sub>L</sub> =	Units	
		Min	Max	Min	Max	
f <sub>max</sub>	Maximum Clock Frequency	25		25		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{E}_Z$ to $\overline{O}_Z$		18 23		18 23	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{E}_Z$ to $O_Y$		30 33		30 33	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $E_Y$ to $O_Y$		14 10		14 10	ns
tplH tpHL	Propagation Delay S <sub>n</sub> to O <sub>Y</sub>		23 23		23 23	ns
<sup>t</sup> PLH t <sub>PHL</sub>	Propagation Delay $S_n$ to $\overline{O}_Z$		14 14		14 14	ns
tpLH t <sub>PHL</sub>	Propagation Delay CP to O <sub>Y</sub>		39 30		39 30	ns
tplH tpHL	Propagation Delay CP to Oz		18 26		18 26	ns
tplH tpHL	Propagation Delay CP to $\overline{TC}$		35 33		30 33	ns
<sup>t</sup> РLH <sup>t</sup> PHL	Propagation Delay $\overline{CE}$ to $\overline{TC}$		25 21		20 21	ns
<sup>t</sup> PLH	Propagation Delay MR to O <sub>Y</sub>		43		36	ns
<sup>t</sup> PHL	Propagation Delay MR to $\overline{O}_7$		34		23	ns

### **Timing Diagrams**

97





4-106

#### **Functional Description**

The '97 contains six JK flip-flops connected as a synchronous modulo-64 binary counter. A LOW signal on the Count Enable ( $\overline{CE}$ ) input permits counting, with all state changes initiated simultaneously by the rising edge of the clock. When the count reaches maximum (63), with all QS HIGH, the Terminal Count ( $\overline{TC}$ ) output will be LOW if  $\overline{CE}$  is LOW. A HIGH signal on Master Reset (MR) resets the flip-flops and prevents counting, although output pulses can still occur if the clock is running,  $\overline{E_2}$  is LOW and S5 is HIGH.

The flip-flop outputs are decoded by a 6-wide AND-OR-IN-VERT gate. Each AND gate also contains the buffered and inverted CP and Z-enable ( $\overline{E}_Z$ ) functions, as well as one of the Select (S0–S5) inputs. The Z output,  $\overline{O}_Z$  is normally HIGH and goes LOW when CP and  $\overline{E}_Z$  are LOW and any of the AND gates has its other inputs HIGH. The AND gates are enabled by the counter at different times and different rates relative to the clock. For example, the gate to which S5 is connected is enabled during every other clock period, assuming S5 is HIGH. Thus, during one complete cycle of the counter (64 clocks) the S5 gate is enabled 32 times and can therefore gate 32 clocks per cycle to the output. The S4 gate is enabled 16 times per cycle, the S3 gate 8 times per cycle, etc. The output pulse rate thus depends on the clock rate and which of the S0–S5 inputs is HIGH.

$$f_{out} = \frac{m}{64} \bullet f_{in}$$

Where: m = S5 • 2<sup>5</sup> + S4 • 2<sup>4</sup> + S3 • 2<sub>3</sub> + S2 • 2<sup>2</sup> + S1 • 2<sup>1</sup> + S0 • 2<sup>0</sup>

Thus by appropriate choice of signals applied to the S0–S5 inputs, the output pulse rate can range from  $\frac{1}{64}$  to  $\frac{63}{64}$  of the clock rate, as suggested in Rate Select Table. There is no output pulse when the counter is in the "all ones" condition. When m is 1, 2, 4, 8, 16 or 32, the output pulses are evenly spaced, assuming that the clock frequency is constant. For any other value of m the output pulses are not evenly spaced, since the pulse train is formed by interleav-

ing pulses passed by two or more of the AND gates. The Pulse Pattern Table indicates the output pattern for several values of m. In each row, a one means that the  $\overline{O}_Z$  output will be HIGH during that entire clock period, while a zero means that  $\overline{O}_Z$  will be LOW when the clock is LOW in that period. The first column in the output field coincides with the "all zeroes" condition of the counter, while the last column represents the "all ones" condition. The pulse pattern for any particular value of m can be deduced by factoring it into the sum of appropriate powers of two (e.g. 19 = 16 + 2 + 1) and combining the pulses (i.e., the zeroes) shown for each for the relevant powers of two (e.g. for m = 16, 2 and 1).

The Y output O<sub>Y</sub> is the complement of  $\overline{O}_Z$  and is thus normally LOW. A LOW signal on the Y-enable input, E<sub>Y</sub>, disables O<sub>y</sub>. To expand the multiplier to 12-bit rate select, two packages can be cascaded as shown in *Figure A*. Both circuits operate from the basic clock, with the  $\overline{TC}$  output of the first acting to enable both counting and the output pulses of the second package. Thus the second counter advances at only  $\frac{1}{64}$  the rate of the first and a full cycle of the two counters combined requires 4096 clocks. Each rate select input of the first package has 64 times the weight of its counter-part in the second package.

$$_{out} = \frac{m_1 + m_2}{64 \bullet 64} \bullet f_{in}$$

 $\begin{array}{l} \text{Where: } m_1 = & 55 \bullet 2^{11} + & 54 \bullet 2^{10} + & 53 \bullet 2^9 + & 52 \bullet 2^8 + \\ & & 51 \bullet 2^7 + & 50 \bullet 2^6 \text{ (first package)} \\ m_2 = & 55 \bullet 2^5 + & 54 \bullet 2^4 + & 53 \bullet 2^3 + & 52 \bullet 2_2 + \end{array}$ 

S1 •  $2^1 + S0 = 2^0$  (second package)

f

Combined output pulses are obtained in *Figure A* by letting the Z output of the first circuit act as the Y-enable function for the second, with the interleaved pulses obtained from the Y output of the second package being opposite in phase to the clock.




FIGURE A. Cascading for 12-Bit Rate Select

TL/F/9780-3

#### Functional Description (Continued)

	Inputs						Clock Outputs				Notes			
MR	ĈĒ	Ēz	<b>S</b> 5	S4	<b>S</b> 3	S 2	S1	S0	Pulses	Eγ	Ογ	Oz	TC	Hotes
н	х	н	х	х	х	х	х	х	х	н	L	Н	н	2
L	L	L	L	L	L	L	L	L	64	н	L	н	1	3
L	L	L	L	L	L	L	L	н	64	н	1	1	1	3
L	L	L	L	L	L	L	н	L	64	н	2	2	1	3
L	L	L	L	L	L	н	L	L	64	н	4	4	1	3
L	L	L	L	L	н	L	L	L	64	н	8	8	1	3
L	L	L	L	н	L	L	L	L	64	н	16	16	1	3
L	L	L	н	L	L	L	L	L	64	н	32	32	1	3
L	L	L	н	н	н	н	н	н	64	н	63	62	1	3
L	L	L	н	н	н	н	н	н	64	L	н	63	1	4
L	L	L	н	L	L	L	L	L	64	н	40	40	1	5

#### Mode and Rate Select Table (Note 1)

H = HIGH Voltage Level

L = LOW Voltage Level

X = immaterial

Note 1: Numerals indicate number of pulses per cycle.

Note 2: This is a simplified illustration of the clear function. CP and  $\overline{E}_Z$  also affect the logic level of  $O_Y$  and  $\overline{O}_Z$ . A LOW signal on  $E_Y$  will cause  $O_Y$  to remain HIGH.

Note 3: Each rate illustrated assumes S0-S5 are constant throughout the cycle; however, these illustrations in no way prohibit variablerate operation.

Note 4: E<sub>Y</sub> is used to inhibit output Y.

Note 5: 
$$f_{out} = m \bullet \frac{f_{in}}{64} = \frac{(32 + 8)}{64} \frac{f_{in}}{64} = \frac{40}{64} \frac{f_{in}}{64} = 0.625 f_{in}$$

#### **Pulse Pattern Table**

m	Output Pulse Pattern at $\overline{O}_Z$			
1	111111111111111111111111111111111111111			
2	111111111111111110111111111111111111111			
3	111111111111111111111111111111111111111			
4	111111101111111111111111011111111111111			
5	111111101111111111111111111111111111111			
6	111111101111111011111111011111111111111			
8	11101111111101111111011111110111111101111			
10	11101111111011111111011111110111111101111			
12	11101110111011111111011101110111111110111011101111			
14	11101110111011101110111011101111111101110111011101110111011101110111011101110111011101111			
16	101111			
20	101110101011101110111010101011101110111010			
24	1010101110101011101010111010101111010101			
28	1010101010101011110101010101010111101010			
32	0101010101			

