

54LS194A/DM74LS194A 4-Bit Bidirectional Universal Shift Register

General Description

This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Parallel (broadside) load Shift right (in the direction Q_A toward Q_D) Shift left (in the direction Q_D toward Q_A) Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, high. The data is loaded into the associated flipflops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low.

Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low.

Features


- Parallel inputs and outputs
- Four operating modes:

Synchronous parallel load Right shift Left shift Do nothing

- Positive edge-triggered clocking
- Direct overriding clear

Connection Diagram

Dual-In-Line Package



TL/F/6407-1

Order Number 54LS194ADMQB, 54LS194AFMQB, 54LS194ALMQB, DM74LS194AM or DM74LS194AN See NS Package Number E20A, J16A, M16A, N16E or W16A

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			54LS194	4		Units			
Cymbol		Min	Nom	Max	Min	Nom	Max	Onno		
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧		
V _{IH}	High Level Input	Voltage	2			2			٧	
V _{IL}	Low Level Input			0.7			0.8	٧		
loн	High Level Outp			-0.4			-0.4	mA		
loL	Low Level Outpo			4			8	mA		
fCLK	Clock Frequency	30		0	0		25	MHz		
	Clock Frequency	22			0		20			
t _W	Pulse Width (Note 3)	Clock	17			20			ns	
		Clear	12			20				
tsu	Setup Time	Mode	25			30			ns	
	(Note 3)	Data	16			20			115	
t _H	Hold Time (Note 3)		0			0			ns	
t _{REL}	Clear Release Time (Note 3)		18			25			ns	
T _A	Free Air Operati	-55		125	0		70	°C		

Note 1: $C_L = 15$ pF, $T_A = 25$ °C and $V_{CC} = 5V$.

Note 2: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V.

Note 3: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	2.5			v	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4	v
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	
		I _{OL} = 4 mA, V _{CC} = Min			0.4		
h	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 7V				0.1	mA
lн	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$		1		20	μΑ
I _I L	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 5) DM74		-20		-100	111/4
Icc	Supply Current	V _{CC} = Max (Note 6)		15	23	mA	

Note 4: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the serial inputs, I_{CC} is tested with momentary ground, then 4.5V applied to CLOCK.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

		From (Input) 54		LS	DM:	Units	
Symbol	Parameter	To (Output)	C _L = 15 pF		$C_L = 50 pF$ $R_L = 2 k\Omega$		
			Min	Max	Min	Max	
fMAX	Maximum Clock Frequency		30		20		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q		21		26	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q		24		35	ns
t _{PHL}	Propagation Delay Time High to Low Output	Clear to Any Q		26		38	ns


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the serial inputs, I_{CC} is tested with momentary ground, then 4.5V applied to CLOCK.

Logic Diagram

LS194A



TL/F/6407-2

Function Table

Inputs							Outputs						
Clear	Mode		Clock	Serial		Parallel				QA	QB	QC	Q_D
	S1	SO	CIOCK	Left	Right	Α	В	С	D	uд	~8	~ U	۵,
L	Х	Χ	Х	Х	Х	Х	Х	Х	Х	L	L	L	٦
Н	X	Х	L	X	Х	Х	Х	Х	Χ	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
Н	Н	Н	↑	X	Х	a	b	С	d	а	b	С	d
H	L	н	↑	Х	Н	Х	Χ	Χ	Χ	Н	Q_{An}	Q_{Bn}	Q _{Cn}
Н	L	н	↑	Х	L	Х	Х	Х	Х	L	Q_{An}	QBn	QCn
H	Н	L	1	Н	Х	Х	Х	Х	Х	Q _{Bn}	Q_{Cn}	Q_{Dn}	H
Н	Н	L	1	L	Х	Х	Χ	Χ	Х	Q_{Bn}	Q_{Cn}	Q_{Dn}	L
Н	L	L	X	X	Х	Х	Х	Х	X	QAO	Q_{B0}	Q_{C0}	Q_{D0}

H = High Level (steady state), L = Low Level (steady state), X = Don't Care (any input, including transitions)

^{↑ =} Transition from low to high level


a, b, c, d = The level of steady state input at inputs A, B, C or D, respectively.

QA0, QB0, QC0, QD0 = The level of QA, QB, QC, or QD, respectively, before the indicated steady state input conditions were established.

Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn} = The level of Q_A, Q_B, Q_C, respectively, before the most-recent ↑ transition of the clock.



Timing Diagram



TL/F/6407-3